


# *P300*<sup>TM</sup>

300+ I/Os, 240 solenoid drivers



## *Technical Manual*



1950 5<sup>th</sup> Street, Davis, CA 95616, USA  
Tel: 530-758-0180      Fax: 530-758-0181  
Email: [sales@tern.com](mailto:sales@tern.com)      <http://www.tern.com>

## COPYRIGHT

P300, i386-Engine, A-Engine, R-Engine and ACTF are trademarks of TERN, Inc.  
Am188ES and Am186ES are trademarks of Advanced Micro Devices, Inc.  
Intel386EX and Intel386SX are trademarks of Intel Corporation.  
Paradigm C/C++ is a trademark of Paradigm Systems.  
Microsoft, MS-DOS, Windows98/2000/NT/ME/XP are trademarks of Microsoft  
Corporation.

Version 3.00

November 2, 2010

No part of this document may be copied or reproduced in any form or by any means  
without the prior written consent of TERN, Inc.



### Important Notice

**TERN** is developing complex, high technology integration systems. These systems are integrated with software and hardware that are not 100% defect free. **TERN products are not designed, intended, authorized, or warranted to be suitable for use in life-support applications, devices, or systems, or in other critical applications.** **TERN** and the Buyer agree that **TERN** will not be liable for incidental or consequential damages arising from the use of **TERN** products. It is the Buyer's responsibility to protect life and property against incidental failure.

**TERN** reserves the right to make changes and improvements to its products without providing notice.

Temperature readings for controllers are based on the results of limited sample tests; they are provided for design reference use only.

# Chapter 1: Introduction

## 1.1 Functional Description

Measuring 7.5 x 5.0 x 0.5 inches, the **P300** offers a large I/O expansion to any TERN Engine board (A-Engine, A-Engine86, i386-Engine and R-Engine). The versatility of the **P300** allows the use of 240 TTL-level I/O, high voltage input and solenoid driving output plus LCD and keypad support. The **P300** is the perfect expansion board for applications where high speed and low cost are a concern.

The **P300** is designed for industrial control applications which require solenoid drivers and protected high-voltage inputs. There are 240 high-voltage I/O lines on the **P300** that can be configured as high voltage inputs or solenoid driving outputs. The inputs handle up to 35V DC. The outputs are capable of sinking 350 mA at 50V per line, and they can directly drive solenoids, relays, or lights. The high voltage chips may also be replaced with resistor pack ICs to provide digital TTL I/O to the user.




Figure 1.1 Functional block diagram of the P300


## 1.2 Features

### *Standard Features*

- Dimensions: 7.5 x 5.0 x 0.5 inches
- Power input: +9V to +35 V unregulated DC (up to +35V with optional switching regulator )
- On-board +5V switching power supply
- On-board RS232/485 serial drivers
- 264 I/O pins supporting digital, high voltage, LCD/keypad interfacing

## 1.3 Physical Description

The physical layout of the P300 is shown in Figure 1.2.



**Figure 1.2 Physical layout of the P300**

The physical layout/description of the P300 is shown above. Labels for pin headers are located nearest pin 1 of the respective header (also applies to the J1 and J2 expansion sockets).

T4

Each 82C55A PPI chip is labeled by location and a letter which corresponds to a specific I/O address found in the p300.h header file (of the TERN host controller directory). For example, if the A-Engine is being used as the host controller, see `tern\186\include\p300.h`, and if using the i386-Engine, see `tern\386\include\p300.h`.

The table below will summarize the name of each 82C55A PPI chip.

Location	U1	U2	U3	U5	U6	U29	U30	U31	U32	U33	U52
Name	B	E	F	G	H	I	K	L	M	N	R

To find the I/O address for the U5 PPI chip, for example, open the appropriate header based on the host controller. If using the A-Engine, open `tern\186\include\p300.h`. Each PPI chip will have its own define statement based on its letter name. For U5, look for the '#define PPIG 0x2b0' statement.

## 1.4 Minimum Requirements for P300 System Development

### 1.4.1 Minimum Hardware Requirements

- PC or PC-compatible computer with serial COMx port that supports 115,200 baud
- TERN Engine controller (AE/AE86/iE/RE). See appropriate technical manual.
- Debug serial cable (RS232; DB9 connector for PC COM port and IDE 2x5 connector for controller)
- Center negative wall transformer (+9V 500 mA)

### 1.4.2 Minimum Software Requirements

- TERN EV-P/DV-P Kit CD-ROM
- PC software environment: Windows95/98/2000/ME/NT/XP

The C/C++ Evaluation Kit (EV-P) and C/C++ Development Kit (DV-P) are available from TERN. The EV-P Kit is a limited-functionality version of the DV-P Kit. With the EV-P Kit, the user can download and remote debug an application (STEP 1), as well as perform standalone field tests with the application residing in the battery-backed SRAM of the host controller (STEP 2). However, the DV-P Kit is required to generate application binary and HEX files for a final production version (STEP 3).

# Chapter 2: Installation

## 2.1 Software Installation

The technical manual for the host controller will provide details about the software installation for evaluation of TERN controllers.

## 2.2 Hardware Installation

Hardware installation for the P300 consists of installing the host controller onto the P300 and connecting the P300 to power and the PC for remote debugging.

### *Overview*

- Install the host controller onto the P300.
- Connect debug serial cable:  
For debugging (STEP 1), place IDE connector on SER0 (J8 pin header on the P300) with red edge of cable at pin 1.
- Connect wall transformer:  
Connect 9V wall transformer to power and plug into power jack

### ***2.2.1 Installing the host controller onto the P300***

Each host controller will install onto the P300 in the same manner. All that is necessary is to align the J1 and J2 pin headers on the host controller with the J1 and J2 expansion sockets on the P300. See the diagram below for illustrated details.


### ***2.2.2 Connecting the P300 to the PC***

The diagram below shows the link between the PC and the P300. It consists of connecting the debug serial cable to the PC and the SER0 pin header of the P300.

It is important to note the red edge of the 5x2 IDE connector must align with PIN 1 of the SER0 pin header. SER0 is located at J8 on the P300.

### ***2.2.3 Powering-on the P300 & host controller***

The TERN EV-P and DV-P Kits include a +9V DC power transformer. Plug the output of the transformer into the DC power jack on the P300. Refer to the following diagram. Upon power-up, the on-board LED of the host controller should blink twice and remain on to indicate ready for remote debugging.



A-Engine86 installed onto the P300; connected to PC via serial debug cable and output of transformer.

# Chapter 3: Hardware

## 3.1 Engine controllers

The P300 must be driven by an “Engine controller”, such as the A-Engine, A-Engine86, i386-Engine, or R-Engine. The “Engine” installs on top of the P300 via the 20x2 pin headers J1 and J2, and can be secured by two #4-40 mounting screws. See Chapter 2 for full installation details.

## 3.2 Serial Ports Drivers

The P300 can provide up to 3 channels RS-232/485 drivers. Two RS-232 drivers are installed to interface the two asynchronous serial channels from the installed Engine controller via 20x2 pin header J1 and J2. In addition, the Engine controller can support an additional UART. The P300 can be configured to interface the additional UART with an RS-232 or RS-458 driver.

The default debug serial port, SER0, is routed to J8, SER1 is at J9, and the SCC port is at J10. Part specifications for the serial port drivers can be found in the tern\_docs\parts directory of the TERN installation CD (max232.pdf and sn75lbc184.pdf).

## 3.3 I/O Mapped Devices


### 3.3.1 I/O Space

External I/O devices use I/O mapping for access. You can access such I/O devices with *inportb(port)* or *outportb(port,dat)*. These functions will transfer one byte of data to/from the specified I/O address. Each PPI (82c55a) device is identified by a letter. Each letter then corresponds to its matching I/O address, which can be found in p300.h of the host controller’s directory. Chapter 1 of this manual gives a table and diagram for identifying each PP1.

### 3.3.2 Programmable Peripheral Interface (82C55A)

The PPI (82C55, or uPD81055L) is a low-power CMOS programmable parallel interface unit for use in microcomputer systems. They each provide 24 TTL level I/O pins that may be individually programmed in two groups of 12 and used in three major modes of operation. Eleven are installed on the P300 for a total of 264 I/Os. They are found in locations U1, U2, U3, U5, U6, U29, U30, U32, U33, and U52.

In MODE 0, two groups of 12 pins can be programmed in sets of 4 and 8 pins to be inputs or outputs. In MODE 1, each of the two groups of 12 pins can be programmed to have 8 lines of input or output. Of the 4 remaining pins, 3 are used for handshaking and interrupt control signals. MODE 2 is a strobed bi-directional bus configuration.



**Figure 3.1 Mode Select Command Word**

To program the PPI, determine the necessary command word based on chart above. This value must be written to the PPI's command register. For an example, consider the PPI at location U1. The P300 maps U1, the **PPIUB**, 82C55/uPD71055, at base I/O address **PPIUB = 0x??80**. The ?? address will vary based on host controller. Here, the registers will map as follows:

```

Command Register = PPIUB+3
Port 0 = PPIUB
Port 1 = PPIUB+1
Port 2 = PPIUB+2

```

Two possible configurations will be shown.

(1) Set all ports to output mode (Mode 0)

```
outportb(PPIUB+3, 0x80);
```

The output pins can then be driven by writing to each port:

```

outportb(PPIUB+0, 0x55);
outportb(PPIUB+1, 0x55);
outportb(PPIUB+2, 0x55);

```

(2) Set all ports to input mode:

```
outportb(PPIUB+3, 0x9f);
```

The input ports can be read using one inport statement per port:

```
inportb(PPIUB+0); /* Port 0 */
inportb(PPIUB+1); /* Port 1 */
inportb(PPIUB+2); /* Port 2 */
```


This returns an 8-bit value for each port, with each bit corresponding to the appropriate line on the port.

There are a total of 24x11 TTL level I/O pins, all free for applications use. These I/O lines are specified as 4 mA driving current capability. The PPI at location U52 is located near the center of the P300. Its I/Os are routed directly to headers T7 and T8. Each port is pulled-up via 10K resistor for easy implementation of an LCD/keypad interface. (Refer to sample code p300\_kp.c)

Refer to the P300 schematics at the end of this manual (or tern\_docs\schs) for additional pin location details. The data sheet for the 82C55A can be found in the tern\_docs\parts directory under “82c55a.pdf”.

### 3.4 High-Voltage, High-Current Drivers

The ULN2003 has high voltage, high current Darlington transistor arrays, consisting of 7 silicon NPN Darlington pairs on a common monolithic substrate. All channels feature open-collector outputs for sinking 350 mA at 50V, and integral protection diodes for driving inductive loads. Peak inrush currents of up to 600 mA sinking are allowed. These outputs may be paralleled to achieve high-load capability, although each driver has a maximum continuous collector current rating of 350 mA at 50V. The maximum power dissipation allowed is 2.20 W per chip at 25 degree C. The common substrate, G, is routed to GND. All currents sinking in must return to GND. A heavy gage (20) wire must be used to connect GND to an external common ground return. K connects to the protection diodes in the ULN2003 chips and should be tied to highest voltage in the external load system. K can be connected to an unregulated on board +12V. **ULN2003 is a sinking driver not sourcing driver.** Typical application wiring is shown below.



**Figure 3.2 Drive inductive load with high voltage/current drives.**

The P300 uses 35 ULN2003 devices, providing one high voltage channel per 240 TTL level I/O. By default all channels are high voltage output. Other possible configurations include replacing the ULN2003s with IC resistor packs for TTL level I/O. See the ULN2003 data sheet, “uln2003a.pdf”, found in the tern\_docs\parts directory on the TERN installation CD for additional details.

# Appendix A: Board Modification

## *P300™ modifications to support VE, AE, AE86, RE, 386E, 586E 01-05-2005*


P300 was designed for V25-Engine in 1994.


P300 J2 header signals NOT compatible to all “Engines” are J2.25=GND, J2.16=/WR, J2.22=/CTS1.  
P300 H2 provides selection for I/O select line /SIO: H2.1=J2.22, H2.2=/SIO, H2.3=J2.3
























Modification needs to cut pins on J2.25, J2.16, no connection between P300 and Engine controller.

For RE:

- 1) Add wire connect J2.22=J2.31 to use P19=/PCS3
- 2) Jumper on P300 H1.1=H1.2=J2.2=J2.31 to use P19=/PCS3
- 3) Cut pins on J2.25, J2.16, no connection between P300 and RE  
J2 pin 16 = /WR must be cut off the pin on “Engine” or cut off the trace on P300 PCB.







MODIFICATION ON P300 TO SUPPORT 18 DACs (LTC1446):

INSTALL LTC1446 IN SOCKETS REPLACING ULN2003A

CUT LTC1446 PIN 4

ADD VCC TO DAC PIN 7

ADD GND TO DAC PIN 6

FOR 586-ENGINE, CUT J2.25.

HDRD40 J2

H2  
/CTS1  
/SIO  
P29  
P28  
P27  
P26  
P25  
P24  
P23  
P22  
MODIFY 586E J2.3=J4.1  
586 H2.2=H2.3

Title		
P300	MODIFICATION FOR MASS ANALOG OUTPUTS	
Size	Document Number	REV
B	P300_DA.SCH	
Date: September 29, 2003	Sheet	1 of 2