SerialDrive™

C/C++ Programmable, 32/64 MHz 32-bit Controller with
11 RS-232/RS-485, 70 I/Os, 10BaseT Ethernet

Technical Manual

TERN
INC.

Important Notice

TERN is developing complex, high technology integration systems. These systems are integrated with software and hardware that are not 100% defect free. **TERN products are not designed, intended, authorized, or warranted to be suitable for use in life-support applications, devices, or systems, or in other critical applications. TERN** and the Buyer agree that **TERN** will not be liable for incidental or consequential damages arising from the use of **TERN** products. It is the Buyer's responsibility to protect life and property against incidental failure.

TERN reserves the right to make changes and improvements to its products without providing notice.

Temperature readings for controllers are based on the results of limited sample tests; they are provided for design reference use only.

Chapter 1: Introduction

1.1 Functional Description

Measuring 6.1 x 4.5 x 0.3 inches, the *SerialDrive(SD)* is a C/C++ programmable microprocessor module based on a 32/64 MHz oscillator, and a 32-bit CPU (i386EX, Intel). Features such as its low cost, ethernet interface, surface-mount flash, dual quad UARTs, and reliability make the *SD* ideal for industrial process control and applications requiring multiple simultaneous serial links. It is designed for embedded applications that require high reliability and mass data transfer over serial communication.

 The SerialDrive (SD) integrates an Intel386EX CPU with a 16-bit external data bus to support 16-bit memory devices. Unique features of the SD include an increased PCB thickness for additional durability as well as support for up to 11 communication ports, resulting in an unlimited amount of configurations for user applications.


Figure 1.1 Functional block diagram of the SerialDrive

The SerialDrive boots up from on-board 256KW ACTF Flash, and supports up to 256KW battery-backed SRAM and two DMA channels for data transfer between memory and I/O. SDRAM or PCI is not supported. The on-board Flash has a protected boot loader and can be easily programmed in the field via serial link. Users can download a kernel into the Flash for remote debugging. With the DV-P and ACTF Flash Kit support, user application codes can be easily field-programmed into and run out of the Flash.

A real-time clock (RTC72423) provides information on the year, month, date, hour, minute, and second. A supervisor chip is standard on-board to monitor watchdog, power-fail, and reset. A 512-byte EEPROM is installed for non-volitile storage of special parameters such as calibration constants, node addresses, etc. TERN reserves a small section for jump addresses for stand alone mode and production boards.

Two industry-standard UARTs support high-speed, reliable serial communication at a rate of up to 1.152 M baud via RS-232 drivers. One synchronous serial interface (SSI) supports full-duplex bi-directional communication. An optional UART SCC2691 may be added in order to have a third UART on-board. All three serial ports support 8-bit and 9-bit communication.

In addition, two QUAD UARTs (TI16C754) and eight RS-232 drivers provide the user with eight additional asynchronous serial ports, yielding a total of up to 11 serial ports all together. These eight additional ports support 8-bit and 9-bit communication with full handshaking capabilities while TERN's software drivers allow for complete efficient implementation.

The i386EX offers 3 16-bit timers/counter which can clock or count external events. With a 32/64 MHz oscillator, the CPU with operate at 16/32 MHz. The CPU requires four clocks to drive the timer output or to respond to an external event, yielding a maximum of 4/8 MHz for timer output or external clock.

The SerialDrive provides 24 user-programmable, multifunctional I/O pins from the CPU. Most of the PIO lines share pins with other functions. In addition, one PPI (8255) chip is installed to provide an additional 24 TTL level user-programmable bi-directional I/O lines. In conjunction with additional I/O provided by the Quad UARTs, up to 70 I/O lines can be available for user application.

An optional 12-bit serial ADC (P2543) has 11 channels of analog inputs with sample-and-hold and a 5V reference that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise, supporting conversion up to a sample rate of approximately 10 KHz. An optional 2-channel, 12-bit serial DAC (LT1446) that provides 0-4.095V analog voltage outputs, yielding millivolt resolution, capable of sinking or sourcing 5mA are also available. Overall the *SD* can support up to 2 analog outputs and 11 analog inputs.

1.2 Features

- Dimensions: 6.1 x 4.5 x 0.3 inches
- 32/64 MHz 32-bit CPU (Intel386EX), Intel 80x86 compatible
- Easy to program in C/C++
- 200/350 mA at 12V full operation at 32/64 MHz clock
- Power input: +5V regulated DC, or
                + 9V to +12V unregulated DC with Linear Regulator
                + 9V to + 35V with Switching Regulator*
- 256 KW SRAM, 256 KW ACTF Flash
- 2 channels serial 12-bit DAC (LT1446), 10 KHz *
- 11 channels serial 12-bit ADC (P2543), 10 KHz *
- Up to 340 MB memory expansion via **FlashCore-0 ™**
- 10-baseT Ethernet Interface with 8-pin RJ-45 (CS8900)
- 2 CPU serial ports support 8-bit or 9-bit asynchronous communication

- 1 asynchronous serial port (SCC2691) with RS-232 or RS-485 that support 8-bit or 9-bit asynchronous communication *
- 8 serial ports (2 Quad UARTs (TL16C754B, TI)) with RS-232 configuration
- 10 external interrupts with programmable priority
- 70+ multifunctional TTL I/O lines from Intel386EX, PPI(82C55), and QUART modem lines
- 512 Byte EEPROM(Atmel 24CO4S), Supervisor (691) for power failure, reset and watchdog
- Real-time clock (RTC72423), lithium coin battery*

* optional

1.3 Physical Description

The physical layout of the SerialDrive is shown in Figure 1.2.

Figure 1.2 Physical layout of the SerialDrive

**Figure 1.3 Flow chart for ACTF operation**

The "ACTF boot loader" resides in the 256KW on-board Flash chip (29F400). At power-on or RESET, the "ACTF" will check the STEP 2 jumper. If STEP 2 jumper is not installed, the ACTF menu will be sent out from serial port0 at 9600 baud. If STEP 2 jumper is installed, the *SD* will fetch the jump address stored in the EEPROM and jump to that address for immediate execution.

1.4 SerialDrive Programming Overview

Steps for *SD*-based product development:

Preparation for Debugging

- Connect SD to PC via RS-232 link, 9,600, 8, N, 1
- Power on SD without STEP 2 jumper installed
- ACTF menu should be sent to PC terminal
- Use "D" command to download "l_debug.HEX" in SRAM
- Use "G" command to run "l_debug"
- Download "3860_115.HEX" to Flash starting at 0xFA000
- Use "G" command to set jump address and run debugger
- Install the STEP2 jumper (J5.25-26)
- Power-on or reset SD, Ready for Remote debugger

STEP 1: Debugging

- Write your application program in C
- Build project in Paradigm C++
- Edit, compile, link, locate, download, and remote-debug

STEP 2: Standalone Field Test

- Setup Jump Address(default 0x08000), points to your program in SRAM
- Power off, install STEP2 jumper, Power on
- application program running in battery-backed SRAM

  (Battery lasts 3-5 years under normal conditions.)

STEP 3: Production   (DV-P+ACTF Kit only)

- Generate application HEX file with DV-P and ACTF Kit
- Download "L_29F400.HEX" into RAM and Run it
- Download application HEX file into FLASH
- Modify jump address to 0x80000
- Set STEP2 jumper

There is no ROM socket on the *SD*. The user's application program must reside in SRAM for debugging in STEP1, reside in battery-backed SRAM for the standalone field test in STEP2, and finally be programmed into Flash for a complete product. For production, the user must produce an ACTF-downloadable HEX file for the application, based on the DV-P+ACTF Kit. The "STEP2" jumper (J5 pins 25-26) must be installed for every production-version board.

Step 1 settings

In order to correctly download a program in STEP1 with Paradigm C++ Debugger, the *SD* must meet these requirements:

1) 360_115.HEX must be pre-loaded into Flash starting address 0xFA000

2) The EEPROM must have the correct jump address pointing at 3860_115.HEX, which is the address 0xFA000.

4) The STEP2 jumper must be installed on J5pins 25-26

For further information on programming the *SerialDrive*, refer to the Software chapter.

1.5 Minimum Requirements for SerialDrive System Development

1.5.1 Minimum Hardware Requirements

- PC or PC-compatible computer with serial COMx port that supports 57,600 baud
- SerialDrive controller
- PC-V25 serial cable (RS-232; DB9 connector for PC COM port and IDE 2x5 connector for controller)
- Center negative wall transformer (+9V, 500 mA)

1.5.2 Minimum Software Requirements

- TERN EV-P/DV-P installation CD-ROM and a PC running: Windows 95/98/2000/NT/XP

With the EV-P, you can program and debug the SerialDrive in Step One and Step Two, but you cannot run Step Three. In order to generate an application Flash file and complete a project, you will need both the Development Kit (DV-P Kit) and the ACTF Flash Kit.

Chapter 2: Installation

2.1 Software Installation

Please refer to the Technical Manual for the **"C/C++ Development Kit for TERN 16-bit Embedded Microcontrollers"** for information on installing software.

The README.TXT file on the TERN EV-P/DV-P disk contains important information about the installation and evaluation of TERN controllers.

2.2 Hardware Installation

> *Overview*
>
> - Connect PC-V25 cable:
>   For debugging (Step One), place ICD connector on H1 (SER0) with red edge of cable at pin 1
> - Connect wall transformer:
>   Connect 9V wall transformer to power and plug into power jack on SD (2-pin screw terminal J4)

Hardware installation for the SerialDrive consists primarily of connecting the microcontroller to your PC and to power. The debug serial cable must be installed to an open COMx port on the PC side and then to the debug serial port of you SD, SER0, which is located at H1. Confirm that the red edge of the cable points to pin 1 of the H1 header.

2.2.1 Connecting the SerialDrive to the PC

The following diagram (Figure 2.1) illustrates the connection between the SerialDrive and the PC. The SerialDrive is linked to the PC via a serial cable (PC-V25).

Figure 2.1 Serial connection between the SerialDrive and the PC for debugging (Step One)

2.2.2 Powering-on the SerialDrive

Before connecting any power source to the SerialDrive, make sure to verify that the polarity of the input power source matches the polarity of the power input jack of the SerialDrive. Connect a wall transformer +9V DC output to the SD DC power jack adapter. There one location for the unregulated power input, J4 (2-pin screw terminal).

The on-board LED should blink twice and remain on after the SerialDrive is powered on or reset (Figure 2.2).

Figure 2.2 Location of J4 power jack for +9V DC input

CAUTION: The CPU and the power regulator on the SerialDrive can become **very hot** while the power is connected.

Chapter 3: Hardware

3.1 Intel386EX Processor

The Intel386EX is based on the Intel386SX. This highly integrated device retains PC functions that are useful in embedded applications and adds peripherals that are typically needed in embedded systems. The Intel386EX has new peripherals and an on-chip system interface logic that can minimize total system cost. The Intel386EX has two asynchronous serial ports, one synchronous serial port, 24 I/Os, a watchdog timer, interrupt pins, three 16-bit timers, DMA to and from serial ports, and enhanced chip-select functionality. The SerialDrive provides a PC-compatible development platform optimized for embedded applications.

3.2 Intel386EX I/O Lines

The Intel386EX has 24 I/O lines in three 8-bit I/O ports: P1, P2, and P3. The 24 I/O pins on the Intel386EX are multiplexed with peripheral pin functions, such as serial ports, timer outputs, and chip-select lines. Each of these pins can be used as a user-programmable input or output signal if the normal shared peripheral pin function is not needed. Any I/O line can be configured to operate as a high-impedance input, open-drain output, or complementary output.

After power-on or reset, the I/O pins default to various configurations. The initialization routine provided by TERN libraries reconfigures some of these pins as needed for specific on-board usage as well. These configurations, as well as the processor-internal peripheral usage configurations, are listed in Table 3.1.

PIO	*Peripheral*	*Power-On/Reset*	*SerialDrive Pin No.*	*SerialDrive Initial*
P10	DCD0#	weak pullup	ADC U12.16	Input with pullup
P11	RTS0#	weak pullup	U16.11, U18.3	Output
P12	DTR0#	weak pullup	J5 pin 5	Input with pullup
P13	DSR0#	weak pullup	J5 pin 6	Input with pullup
P14	RI0#	weak pullup	J5 pin 7	Input with pullup
P15	LOCK#	weak pullup	EE U5.5	I/O with pullup
P16	HOLD	Input with pulldown	J5 pin 8	Input with pulldown
P17	HLDA	Output with pulldown	J5 pin 9	Input with pulldown
P20	CS0#	Output with pullup	LT691 U6.13	SRAM select
P21	CS1#	Output with pullup	74HC138 U01.4	Output
P22	CS2#	Output with pullup	U13.4	Latch data for decoder
P23	CS3#	Output with pullup	J5 pin 12	Input with pullup
P24	CS4#	Output with pullup	J5 pin 10	Input with pullup
P25	RXD0	Input with pulldown	J2 pin 32	RXD0
P26	TXD0	Output with pulldown	J2 pin 34	TXD0
P27	CTS0#	Input with pullup	RS-232 U16.12	Input with pullup
P30	TOUT0	Output with pulldown	J5 pin 20	Input with pulldown
P31	TOUT1	Output with pulldown	J5 pin 19	Input with pulldown
P32	INT0	Input with pulldown	J5 pin 23	Input with pulldown
P33	INT1	Input with pulldown	J5 pin 24	Input with pulldown
P34	INT2	Input with pulldown	PAL U32.16	Input with pulldown
P35	INT3	Input with pulldown	PAL U32.17	Input with pulldown
P36	PWDOWN	Input with pulldown	J5 pin 13	Input with pulldown
P37	COMCLK	Input with pulldown	J5 pin 15	Input with pulldown

Table 3.1 I/O pin default configuration after power-on or reset

The 24 PIO lines, P10-P17, P20-P27, and P30-P37 are configurable via 8-bit registers, PnDIR and PnLTC. The value settings are listed as follows:

Pin Configuration	Desired Pin State	PnDIR	PnLTC
High-impedance input	high impedance	1	1
Open-drain output	0	1	0
Complementary Output	1	0	1
Complementary Output	0	0	0

Table 3.2 Value settings for PIO lines

TERN libraries can be used to manipulate these IO pins for you. C functions provided in the library **ie.lib** and found in the header file **ie.h** can be used to initialize these PIO pins at run-time. Details for these can be found in the Software chapter.

Some of the I/O lines are used by the SerialDrive system for on-board components (Table 3.3). We suggest that you do not use these lines unless you are sure that you are not interfering with the operation of such components (i.e., if the component is not installed).

Signal	Pin	Function
P22 = /CS2	(N/A)	U13 74H138 decoder for RTC, SCC, PPI, CS8900 chip select
/CS5	(N/A)	U10 74HC259, internal signals T0 to T7
RI1	J5.25	STEP 2 jumper
P15	U5.5	EEPROM SDA
P20 = /CS0	(N/A)	U6.13 for SRAM chip select, base memory address 0x0000
P26 = TxD0	J2.34	SER0 transmit for default debug ROM
P25 = RxD0	J2.32	SER0 receive for default debug ROM
/INT5	J2.8	SerialDrive U8 SCC2691 UART interrupt.
P10	U12.16	ADC DOUT
/CS1	U01.4	U01 decoder for Quad UART I/O mapping

Table 3.3 Functions of reserved I/O lines on the SerialDrive

At reset, the internal PC/AT-compatible peripherals are mapped into DOS I/O space, of which only 1 Kbyte is used. The DEBUG ROM and **ie_init()** enables Expanded I/O space. The registers associated with the integrated peripherals are mapped in the address range of 0f000 to 0f8ffh.

There are two additional external interrupt lines (INT6, INT7) which are not shared with PIO pins. These are active-high-only lines

The specifications for these I/O pins state that they can sink up to 8 mA.

If you need further details regarding the Input/Output Ports, please refer to Chapter 16 of the Intel386EX Embedded Microprocessor User's Manual in the Intel_docs directory from the root of the TERN CD.

3.3 External Interrupts

There are 10 external interrupt inputs that the user can adapt for his/her own use.

The master interrupt controller 82C59A supports four ACTIVE HIGH pins on the header **J5**:

> INT0 = P32 = J5.23, vector=0x41
> INT1 = P33 = J2.24, vector=0x45
> INT8 = P31 = J5.19, vector=0x43 share with SIO1
> INT9 = P30 = J5.20, vector=0x44 share with SIO0

The slave interrupt controller 82C59A has two pins, ACTIVE HIGH at **J5** header:

INT6 = J2.6, vector=0x4c

INT7 = J2.15, vector=0x4e

The WDTOUT (Watchdog Timer) interrupt uses vector=0x4f, and the NMI (Non-Maskable Interrupt) at pin J5.16 uses vector=0x2. The NMI interrupt can not be disabled by software, and is raised on a rising edge. /INT5 is used by the on-board optional SCC2691 UART if installed.

You must provide a low-to-high (rising) edge to generate an interrupt for the ACTIVE HIGH interrupt inputs and a high-to-low (falling) edge to generate an interrupt for the ACTIVE LOW interrupt inputs.

A spurious interrupt is defined as an interrupt that is "Not Valid." A spurious interrupt on any IR line generates the same vector number as an IR7 request. The spurious interrupt, however, does not set the in-service bit for IR7. Therefore, an IR7 interrupt service routine must check the interrupt service routine register to determine if the interrupt source is either a valid IR7 (the in-service bit is set) or a spurious interrupt (the in-service bit is cleared).

The SerialDrive uses vector interrupt functions to response to external interrupts. Please refer to the Intel386EX User's Manual for detailed information about interrupt vectors, and to the Software chapter of this manual (Chapter 4) on how to associate these interrupt vectors with your own interrupt service routine.

3.4 Timer Control Unit

The timer/counter unit has three 16-bit programmable counters: timer0, timer1, and timer2. They can be driven by a pre-scaled value of the processor clock or by external timers. The counters support six different operating modes. Only mode2 and mode3 are periodic modes, in which the counters are reloaded with the user-selected count value when they reach terminal count. For details regarding the modes in which the timers operate, please refer to Chapter 10 of the Intel386EX manual.

The timers provided can be used in several applications. They can be used to act as counters, generate interrupts, and to output repeating pulses with user-specified widths.

Timers can generate pulse outputs at the J5 header:

Timer 0 output=TOUT0=P30=J5 pin 20

Timer 1 output=TOUT1=P31=J5 pin 19

Timers can use internal or external clock as clock inputs, only Timer 2 Clock In is routed to a header for external access.

Timer 2 clock in=TCLK2=J2 pin 9

These timers can be used to count or time external events.

To use the timers to generate interrupts, a few different options are available. Timer 1 has its output signal, **OUT1**, connected to IR2 of the slave 82C59. The Timer 2 output, **OUT2**, is connected to IR3 of the slave 82C59. The Timer 0 output, **OUT0**, is connected to IR0 of the master 82C59.

The maximum external pulses input rate is 4 MHz (32MHz default system clock => 16MHz CPU operation, 4 CPU clocks to respond to external event => 4MHz maximum external input) . Please see the sample program **timer.c** and **counter0.c** in **tern\386\samples\ie** for details regarding the timers, counters, and their applications.

3.5 Clock

With an on-board 32/64 MHz oscillator (CLK2) (default is 32 MHz), the SerialDrive operates at 16/32 MHz processor clock speed (CKO). The processor clock is used by serial ports and timers. The default SERCLK for serial ports is 8 MHz, and the default pre-scaled PSCLK for the timers is 8 MHz. The

maximum timer output is 4 MHz. For details regarding how to change the PSCLK pre-scale register, see the sample programs **timer.c** and **counter0.c** in **\386\samples\ie**.

3.6 Serial Ports

The Intel386EX has two asynchronous serial channels. They can operate in full-duplex communication mode. The SER0 and SER1 use DMA for receiving and for interrupt-driven transmit. With the DEBUG ROM kernel residing in the on-board flash (3860_115.HEX downloaded into flash at address 0xFA000 by default at factory), the internal serial port SER0 is used by the SerialDrive for DEBUG programming with the PC. It uses 57,600 Baud rate, as default, for programming. It is possible to use both SER0 and SER1 in applications. The user can use SER0 to debug an application program for SER1, and then convert the SER1 code to SER0, since they are identical. The application programs can be combined and downloaded via SER0 in STEP1, and then run in STEP2. Application programs can use both SER0 and SER1 at the same time, but it cannot be debugged over SER0 at the same time.

Complete interrupt/DMA-driven software serial port drivers are included in the EV-P/DV-P Kit. Please refer to Chapter 4 (Software) for more details regarding the implementation of the serial port drivers, as well as their application.

The SerialDrive also supports a SCC2691 UART, in addition to two TI16C754 Quad UARTs. Please refer to additional sections in this chapter for discussion on these UARTs.

3.7 Power-Save-Mode

The SerialDrive is an ideal core module for low power consumption applications. The power-save mode of the Intel386EX processor reduces power consumption and heat dissipation, thereby extending battery life in portable systems. In power-save mode, operation of the CPU and internal peripherals continues at a slower clock rate. When an interrupt occurs, it automatically returns to its normal operating rate.

The RTC72423 on the SerialDrive has a VOFF signal routed to J1 pin 9. The VOFF is controlled by the battery-backed RTC72423. It will be in tri-state for the external power-off and become active-low at the programmed time interrupt. The user may use the VOFF line to control an external switching power supply that turns the power supply on/off.

3.8 Memory Map for RAM/ROM

The Intel386EX supports a memory space of up to 64 MB with 26 address lines (A0-A25).

At power-on, the SerialDrive operates in Real-mode, which offers only 1 MB of memory space using segmentation. The DEBUG ROM kernel operates in Real-mode as well, and does not use A20-A25.

The lower memory chip select /CS0 is mapped into memory space of 0x00000 to 0x7ffff. This is used for up to 256KW of SRAM. The default wait state on the SRAM is set to 3 cycles, but can be shortened if desired.

The upper memory chip select /UCS is mapped into memory space of 0x80000 to 0xfffff and is used for the 256KW of surfaced-mounted ACTF Flash. The default wait state for this component is two cycles. For details regarding how these components are initialized in **ie_init()** with these specifications, please refer to the chapter on Software.

In certain applications, you might also choose to re-map the memory address space differently to other chip select lines. This might become useful if you have off-board memory components you also wish to access using *poke/peek*. Please see the sample file *ie_cs16.c* in **tern/386/samples/ie/** for an example of this application.

During development, your code and data segments will be mapped to specific locations within this memory space. Details regarding how this is done during product development can be found in the Technical Manual of the Evaluation/Development Kit.

3.9 I/O Mapped Devices

3.9.1 I/O Space

External I/O devices can use I/O mapping for access. You can access such I/O devices with *inportb(port)* or *outportb(port,dat).* These functions will transfer one byte of data to the specified I/O address.

The external I/O space size is 64KB, ranging from 0x0000 to 0xffff.

The default I/O access time is 15 wait states. You may modify the wait states by re-programming the Chip-select Low Address register from 0-15 cycles. The CPU clock speed is 16 MHz. Details regarding this can be found in the Software chapter, and in the Intel386EX Embedded Microprocessor User's Manual. Slower components, such as most LCD interfaces, might find the maximum programmable wait state of 15 cycles still insufficient.

For details regarding the chip select unit, please see Chapter 14 of the Intel386EX Embedded Microprocessor User's Manual.

The table below shows more information about I/O mapping:

I/O space	Select Signal	Location	Usage
0x8000-0x80ff	/CS6	J1 pin 19 = /CS6	User
0xa090-0xa09f	/CS2	U13.4 = P22	chip select decoder
0xb000-0xb0ff	/CS5	None (**U10**-74HC259)	Internal Usage (T0-T7)
Not mapped	/CS0	N/A	SRAM
0xe000-0xe0ff	/CS1	J2 pin 37 = P21,	Onboard QUART
Not mapped	/CS3	J2 pin 10 = P23	Reserved for future **TERN** use
Not mapped	/CS4	J5 pin 10 = P24	User

A total of eight pre-decoded chip-select lines are available on the SD. These include the UCS (upper chip select), and signals CS0-6. The upper chip select is dedicated for boot-up ROM use. Some others are used for on-board internal usage and not available via I/O mappings, but there are several available for user expansion components.

To use one of the chip select lines, you must map the appropriate line to a free base I/O address. After configuring the PIO pin appropriately for this peripheral function (normal-mode operation), you can directly **outport** to that address with appropriate data. The address bus and data bus should then be connected to your I/O component if needed.

To illustrate how to interface the SerialDrive with external I/O boards, a simple decoding circuit for interfacing to an external 82C55 I/O chip is shown.

Figure 3.1 Interface SerialDrive to external I/O devices

The function **ie_init()** by default initializes the /CS2 line at base I/O address starting at 0xA090 (Y1), so Y4 in this example will correspond to I/O address 0xA0C0. You could read from the 82C55 in this example with *inportb(0xA0C0)* or write to the 82C55 with *outportb(0xA0C0,dat).* The call to **inportb** will activate /CS2, as well as putting the address 0x8090 over the address bus. The decoder will select the 82C55 based on address lines A4-6, and the data bus will be used to read the appropriate data from the off-board component. Signals /SC1 - /SC4 are not routed to external pins on the SerialDrive. Use of these lines for selecting I/O peripherals requires user to access line directly from the U01 decoder.

3.9.2 Ethernet

The Ethernet controller is mapped into I/O space at **0xA080**. This Ethernet LAN Controller on the SerialDrive is the CS8900 from Crystal Semiconductor Corporation (512-445-7222). The CS8900 includes on-chip RAM and 10BASE-T transmit and receive filters. The CS8900 directly interfaces to the TERN controller's data bus, providing a high-speed, full duplex operation. The SD interface to the Ethernet is via a standard RJ45 8-pin connector (J3). The CS8900 offers a broad range of performance features and configuration options. Its unique PacketPage architecture automatically adapts to changing network traffic patterns and available system resources. The CS8900-based SD can increase system efficiency and minimize CPU overhead in a 10BASE-T network. The SD with CS8900 provides a true full-duplex Ethernet solution, incorporating all of the analog and digital circuitry needed for a complete C/C++ programmable Ethernet node controller.

3.9.3 Quad UART TL16C754

The TL16C754 is a quad asynchronous UART with 64-byte FIFOs, automatic hardware/software flow control, with a maximum input clock of 48MHz, supporting data rates up to 3 Mbps. The UART transmits data sent to it from the peripheral 8-bit bus on the TX signal and receives characters on the RX signal, while supporting 5,6,7, or 8 bit communication. Full handshaking is supported using TERN software drivers for CTS and RTS signals. Each channel on the Quad UART is selected by an 8:1 decoder (U01, 74HC138). It supports even, odd, or no parity, with 1, 1.5, or 2 stop bits. All signals for the Quad UARTs (U20 and U21) are routed to header H6. The UART can generate its own desired baud rate based upon a programmable divisor and its input clock. Header H7 on the SD allows for the user to select from two clock frequencies for the input clock to the UARTs. By hardware default (H7.2 = H7.3) the input clock of the UART is tied to the outclock of the CPU which is 16/32 MHz, based on half of the 32/64MHz system clock. If the default system clock of 32MHz is desired, but a faster UART clock than 16MHz, the user can cut the trace between H7.2 and H7.3 and short H7.1 = H7.2 to route the 32MHz system clock directly to the UART clock input. **NOTE: THE MAXIMUM INPUT CLOCK ALLOWED BY THE QUAD**

UARTs IS 48MHz, THUS WHEN THE 64MHz SYSTEM CLOCK IS INSTALLED, THE USER SHOULD NOT ATTEMPT TO ROUTE THE 64MHz CLOCK DIRECTLY TO THE UART.

 Refer to Chapter 4: Software, Section 4.6 for a chart on the baud rate available for these UARTs.

The two Quad UARTs are mapped into I/O space starting at **0xE080**:

Table 3.4   I/O Mapping for UARTs 2-9

UART	I/O Map
2	0xE080 – 0xE087
3	0xE090– 0xE097
4	0xE0A0 – 0xE0A7
5	0xE0B0 – 0xE0B7
6	0xE0C0 – 0xE0C7
7	0xE0D0 – 0xE0D7
8	0xE0E0 – 0xE0E7
9	0xE0F0 – 0xE0F7

In the I/O map for each UART there corresponds a specific register at each address. The following table illustrates which registers correspond to each address.

Offset from base	Register, Read mode	Register, Write mode
0	RHR, receive holding register	THR, transmit holding register
		DLL, divisor latch low byte
1	IER, interrupt enable register	DLH, divisor latch high byte
2	IIR, interrupt identification register	FCR, FIFO control register
3	LCR, line control register	LCR, line control register
4	MCR, modem control register	MCR, modem control register
5	LSR, line status register	
6	MSR, modem status register	
7	SPR, scratch register	
	FIFO ready register	

Example: To access the line control register for UART 6, use the function call **outportb(0xE0C3, data);** where **data** is you command word. Note that this is not a complete listing of the registers associated with the QUAD UARTs. Refer the **tern_docs/parts/quart_tl16c754b.pdf** from the root of the CD-ROM for more information.

3.9.4 Real-time Clock RTC72423

If installed, a real-time clock RTC72423 (EPSON, U4) is mapped in the I/O address space **0xa0a0**. It must be backed up with a lithium coin battery. The RTC may be accessed via software drivers *rtc_init()* or *rtc_rd()*; (see Chapter 4, Software for details).

3.9.5 UART SCC2691

The UART SCC2691 (Signetics, U8) is mapped into the I/O address space at **0xa090**. The SCC2691 has a full-duplex asynchronous receiver/transmitter, a quadruple buffered receiver data register, an interrupt control mechanism, programmable data format, selectable baud rate for the receiver and transmitter, a multi-functional and programmable 16-bit counter/timer, an on-chip crystal oscillator, and a multi-purpose input/output including RTS and CTS mechanism.

For more detailed information, refer to Appendix B. The SCC2691 on the SerialDrive may be used as a network 9-bit UART (for the TERN **NT-Kit**).

The RxD (J1 pin 5) and TxD (J1 pin 7) lines are TTL-level signals. User can select either an RS-232 or RS-485 driver to be configured with the UART when ordering. The SerialDrive supports full handshaking in RS-232 mode. By hardware configuration, MPO is used to drive RTS and MPI is used to read CTS. All signals are routed to header H2.

Refer to the sample code, 386_scc.c, in the c:\tern\386\samples\SD directory for a sample on the UART SCC2691.

3.9.6 Programmable Peripheral Interface (82C55A)

U05 PPI (82C55) is a low-power CMOS programmable parallel interface unit for use in microcomputer systems. It provides 24 I/O pins that may be individually programmed in two groups of 12 and used in three major modes of operation.

In MODE 0, the two groups of 12 pins can be programmed in sets of 4 and 8 pins to be inputs or outputs. In MODE 1, each of the two groups of 12 pins can be programmed to have 8 lines of input or output. Of the 4 remaining pins, 3 are used for handshaking and interrupt control signals. MODE 2 is a strobed bi-directional bus configuration.

7	6	5	4	3	2	1	0

G R O U P 1		
Port 2 (Lower)	**0**	Output
	1	Input
Port 1	**0**	Output
	1	Input
Mode	**0**	Mode 0
	1	Mode 1

G R O U P 2		
Port 2 (Upper)	**0**	Output
	1	Input
Port 0	**0**	Output
	1	Input
Mode	**0 0**	Mode 0
	0 1	Mode 1
	1 X	Mode 2

Command Select	**0**	Bit manipulation
	1	Mode Select

Figure 3.2 Mode Select Command Word

The SerialDrive maps U11, the 82C55 at base I/O address **0xA0F0**.

The ports/registers are offsets of this I/O base address.

The Command Register = 0xA0F3; Port 0 = 0xA0F0; Port 1 = 0xA0F1; and Port 2 = 0xA0F2.

The following code example will set all ports to output mode:

```
outportb(0xA0F3,0x80); /* Mode 0 all output selection. */
outportb(0xA0F0,0x55); /* Sets port 0 to alternating high/low I/O pins. */
outportb(0xA0F1,0x55); /* Sets port 1 to alternating high/low I/O pins. */
outportb(0xA0F2,0x55); /* Sets port 2 to alternating high/low I/O pins. */
```

To set all ports to input mode:

```
outportb(0xA0F3,0x9f);      /* Mode 0 all input selection. */
```

You can read the ports with:

```
inportb(0xA0F0); /* Port 0 */
inportb(0xA0F1); /* Port 1 */
inportb(0xA0F2); /* Port 2 */
```

This returns an 8-bit value for each port, with each bit corresponding to the appropriate line on the port.

3.10 Other Devices

A number of other devices are also available on the SerialDrive. Some of these are optional, and might not be installed on the particular controller you are using. For a discussion regarding the software interface for these components, please see the Software chapter.

3.10.1 On-board Supervisor with Watchdog Timer

The MAX691/LTC691 (U6) is a supervisor chip. With it installed, the SerialDrive has several functions: watchdog timer, battery backup, power-on-reset delay, power-supply monitoring, and power-failure warning. These will significantly improve the system reliability.

**Watchdog Timer**

J3
Location of
Watchdog
Jumper.

Figure 3.3 Location of watchdog timer enable jumper

The watchdog timer is activated by setting a jumper on J3 of the SerialDrive. The watchdog timer provides a means of verifying proper software execution. In the user's application program, calls to the function **hitwd**() (a routine that toggles the T6=HWD pin of the 691) should be arranged so that the HWD pin is accessed at least once every 1.6 seconds. If the J9 jumper is on and the HWD pin is not accessed within this time-out period, the watchdog timer pulls the WDO pin low, which asserts /RESET. This automatic assertion of /RESET may recover the application program if something is wrong. After the SerialDrive is reset, the WDO remains low until a transition occurs at the WDI pin of 691. When controllers are shipped from the factory the J3 jumper is off, which disables the watchdog timer.

The Intel386EX has an internal watchdog timer. This is disabled by default with **ie_init**().

Power-failure Warning and Battery Backup
When power failure is sensed by the on-board supervisor chip 691, it will reset the board if the VCC is less than 4.5V. The battery-switchover circuit compares VCC to VBAT (+3 V lithium battery positive pin), and connects whichever is higher to the VRAM (power for SRAM and RTC). Thus, the SRAM and the real-time clock RTC72423 are backed up. In normal use, the lithium battery should last about 3-5 years without the external power being supplied. When the external power is on, the battery-switch-over circuit will select the VCC to connect to the VRAM.

3.10.2 EEPROM

A serial EEPROM of 512 bytes (24C04, default) or 2Kbytes (24C16) can be installed in U5. The SerialDrive uses the T7=SCL (serial clock) and P15=SDA (serial data) to interface with the EEPROM. The EEPROM can be used to store important data, such as a node address, calibration coefficients, and configuration codes. It has typically 1,000,000 erase/write cycles. The data retention is more than 40 years. EEPROM can be read and written by simply calling functions **ee_rd**() and **ee_wr**().

A range of lower addresses in the EEPROM is reserved for TERN use. Details regarding which addresses are reserved, and for what purpose, can be found in Appendix D of this manual.

3.10.3 12-bit ADC (TLC2543)

The TLC2543 is a 12-bit, switched-capacitor, successive-approximation, 11-channel, serial interface, analog-to-digital converter. Three output lines from U10 74HC259 are used to handle the ADC, with /CS=T0; CLK=T2; and DIN=T1.

The ADC digital data output communicates with a host through a serial tri-state output (DOUT=P10). If T0=/CS is low, the TLC2543 will have output on P15. If T0=/CS is high, the TLC2543 is disabled and P15 is free. The TLC2543 has an on-chip 14-channel multiplexer that can select any one of 11 inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic. At the end of conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. On the SerialDrive, this output is not connected.

TLC2543 features differential high-impedance inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating temperature range. The analog input signal source impedance should be less than 50Ω and capable of slewing the analog input voltage into a 60 pF capacitor.

A reference voltage less than VCC (+5V) can be provided for the TLC2543 if additional precision is required. A voltage above 2.5V and less than +5V can be used for this purpose, and connected to the **REF**+ pin (J6.2, **REF**+ is shorted to VCC at the factory by default but is complete user selectable).

The CLK signal to the ADC is toggled through the 74HC259 (U10), and serial access allows a conversion rate of up to approximately 10 KHz.

In order to operate the TLC2543, five I/O lines are used, as listed below:

Pin Label	Description
AD0-AD10	11 analog signal inputs. The signal source impedance should be less than 50Ω, and capable of slewing the analog input voltage into a 60pF capacitor.
/CS	Chip select = T0, high to low transition enables DOUT, DIN and CLK, low to high transition disables DOUT, DIN and CLK.
DIN	T1, serial data input
DOUT	P15 of Intel386EX, 3-state serial data output.
EOC	Not Connected, End of Conversion, high indicates conversion complete and data is ready
CLK	I/O clock = T2
REF+	Upper reference voltage (normally VCC, J6.2, set to VCC by default)
REF-	Lower reference voltage (tied to ground by design)
VCC	Power supply, +5 V input
GND	Ground

The analog inputs AD0 to AD10 are available at header J6, and can be connected to your signal sources from there. REF+, GND, VCC are also available at header J6.

3.10.4 Dual 12-bit DAC

The LTC1446 is a dual 12-bit digital-to-analog converters (DACs) in an SO-8 package. It is complete with a rail-to-rail voltage output amplifier, an internal reference and a 3-wire serial interface. The LTC1446 outputs a full-scale of 4.096V, making 1 LSB equal to 1 mV.

The buffered outputs can source or sink 5 mA. The outputs swing to within a few millivolts of supply rail when unloaded. They have an equivalent output resistance of 40Ω when driving a load to the rails. The buffer amplifiers can drive 1000pf without going into oscillation.

Three outputs from the U10 decoder drive the LTC1446; T3 = CK, T1 = Data In, and T4 = Latch Data.

The DAC is installed in U14 on the SerialDrive. The outputs are routed to header **J6** pins 2 and 4.

Refer to TERN's CD-ROM under the root directory, then **tern_docs/parts** for the technical data sheet.

3.11 Headers and Connectors

3.11.1 Expansion Headers J1 and J2

There are two 20x2, 0.1 spacing headers for SerialDrive expansion. Most signals are directly routed to the Intel386EX processor. These signals are 5V only, and any out-of-range voltages will most likely damage the board.

J1 Signal					*J2 Signal*			
VCC	1	2	GND		GND	40	39	VCC
	3	4	TOUT2		RI2	38	37	CD2
RxD	5	6	GND		RI3	36	35	DSR2
TxD	7	8	D0		TxD0	34	33	CD3
VOFF	9	10	D1		RxD0	32	31	DSR3
PFI	11	12	D2		RI4	30	29	CD4
GND	13	14	D3		TxD1	28	27	DSR4
/RST	15	16	D4		RxD1	26	25	DTR3
RST	17	18	D5		RI5	24	23	CD5
/CS6	19	20	D6		DSR5	22	21	RI6
	21	22	D7		CD6	20	19	DSR6
	23	24	GND		RI7	18	17	CD7
	25	26	A7		DTR4	16	15	DSR7
	27	28	A6		RI8	14	13	CD8
/WR	29	30	A5		DSR8	12	11	RI9
/RD	31	32	A4		CS6	10	9	DTR5
	33	34	A3		DTR6	8	7	DTR7
	35	36	A2		CD9	6	5	DTR9
	37	38	A1		DCD1	4	3	DSR9
	39	40	BLE		GND	2	1	DTR8

Table 3.5 J1 and J2, 20x2 expansion ports

Signal definitions for J1:

VCC	+5V power supply
GND	Ground
TOUT2	Intel386EX pin 91, timer2 output, 4 MHz maximum

RxD	data receive of UART SCC2691, U8
TxD	data transmit of UART SCC2691, U8
PFI	
VOFF	real-time clock output of RTC72423 U4, open collector
A1-A7	Intel386EX lower address lines
/RST	reset signal, active low
RST	reset signal, active high
/CS6	/CS6, Intel386EX pin 2, ie_init(); set it up as I/O chip select line at address 0x8000
D0 – D7	Intel386EX data lines
BLE	Intel386EX pin 39, low byte enable
/WR	Intel386EX pin 35, active low when write operation
/RD	Intel386EX pin 34, active low when read operation

Signal definitions for J2:

VCC	+5V power supply, < 300 mA
GND	ground
R/W	inverted from Intel386EX pin 30, W/R
TxD0	Intel386EX pin 131, transmit data of serial channel 0
RxD0	Intel386EX pin 129, receive data of serial channel 0
TxD1	Intel386EX pin 112, transmit data of serial channel 1
RxD1	Intel386EX pin 118, receive data of serial channel 1
DSRx, DCDx, RIx, DTRx	Serial Handshake lines

Chapter 4: Software

Please refer to the Technical Manual of the "C/C++ Development Kit for TERN 16-bit Embedded Microcontrollers" for details on debugging and programming tools.

Guidelines, awareness, and problems in an interrupt driven environment
Although the C/C++ Development Kit provides a simple, low cost solution to application engineers, some guidelines must be followed. If they are not followed, you may experience system crashes, PC hang-ups, and other problems.

The debugging of interrupt handlers with the Remote Debugger can be a challenge. It is possible to debug an interrupt handler, but there is a risk of experiencing problems. Most problems occur in multi-interrupt-driven situations. Because the remote kernel running on the controller is interrupt-driven, it demands interrupt services from the CPU. If an application program enables interrupt and occupies the interrupt controller for longer than the remote debugger can accept, the debugger will time-out. As a result, your PC may hang-up. In extreme cases, a power reset may be required to restart your PC.

For your reference, be aware that our system is remote kernel interrupt-driven for debugging.

The run-time environment on TERN controllers consists of an I/O address space and a memory address space. I/O address space ranges from **0x0000** to **0xffff**, or 64 KB. Memory address space ranges from **0x00000** to **0xfffff** in real-mode, or 1 MB. These are accessed differently, and not all addresses can be translated and handled correctly by hardware. I/O and memory mappings are done in software to define how translations are implemented by the hardware. Implicit accesses to I/O and memory address space occur throughout your program from TERN libraries as well as simple memory accesses to either code or global and stack data. You can, however, explicitly access any address in I/O or memory space, and you will probably need to do so in order to access processor registers and on-board peripheral components (which often reside in I/O space) or non-mapped memory.

This is done with four different sets of similar functions, described below.

---

poke/pokeb
Arguments: unsigned int segment, unsigned int offset, unsigned int/unsigned char data
Return value: none

These standard C functions are used to place specified data at any memory space location. The **segment** argument is left shifted by four and added to the **offset** argument to indicate the 20-bit address within memory space. **poke** is used for writing 16 bits at a time, and **pokeb** is used for writing 8 bits.

The process of placing data into memory space means that the appropriate address and data are placed on the address and data-bus, and any memory-space mappings in place for this particular range of memory will be used to activate appropriate chip-select lines and the corresponding hardware component responsible for handling this data.

peek/peekb
Arguments: unsigned int segment, unsigned int offset
Return value: unsigned int/unsigned char data

These functions retrieve the data for a specified address in memory space. Once again, the **segment** address is shifted left by four bits and added to the **offset** to find the 20-bit address. This address is then output over the address bus, and the hardware component mapped to that address should return either a 8-

---

bit or 16-bit value over the data bus. If there is no component mapped to that address, this function will return random garbage values every time you try to peek into that address.

outport/outportb
Arguments: unsigned int address, unsigned int/unsigned char data
Return value: none

This function is used to place the **data** into the appropriate **address** in I/O space. It is used most often when working with processor registers that are mapped into I/O space and must be accessed using either one of these functions. This is also the function used in most cases when dealing with user-configured peripheral components.

inport/inport
Arguments: unsigned int address
Return value: unsigned int/unsigned char data

This function can be used to retrieve data from components in I/O space. You will find that most hardware options added to TERN controllers are mapped into I/O space, since memory space is valuable and is reserved for uses related to the code and data. Using I/O mappings, the address is output over the address bus, and the returned 16 or 8-bit value is the return value.

For a further discussion of I/O and memory mappings, please refer to the Hardware chapter of this technical manual.

4.1 IE.LIB

IE.LIB is a C library for basic SerialDrive operations. It includes the following modules: IE.OBJ, SER0.OBJ, SER1.OBJ, SCC.OBJ, and IEEE.OBJ. You need to link IE.LIB in your applications and include the corresponding header files. The following is a list of the header files:

Include-file name	Description
IE.H	PIO, timer/counter, ADC, DAC, RTC, Watchdog,
SER0.H	internal serial port 0
SER1.H	internal serial port 1
SCC.H	external UART SCC2691
IEEE.H	on-board EEPROM

4.2 Functions in IE.OBJ

4.2.1 SerialDrive Initialization

ie_init
This function should be called at the beginning of every program running on SerialDrive core controllers. It provides default initialization and configuration of the various I/O pins, interrupt vectors, sets up expanded DOS I/O, and provides other processor-specific updates needed at the beginning of every program.

There are certain default pin modes and interrupt settings you might wish to change. With that in mind, the basic effects of **ie_init** are described below. For details regarding register use, you will want to refer to the Intel386EX Embedded Processor User's manual.

Initialize the upper chip select to support the default ROM. The CPU registers are configured such that:

Address space for the ROM is from 0x80000-0xfffff.

512K ROM operation (this works for the 32K ROM provided, also)

Two wait state operation (allowing it to support up to 120 ns ROMs). With 70 ns ROMs, this can
    actually be set to zero wait state.

```
outport(0xf43a, 0x0008); // UCSADH, 0x80000-0xfffff, 512K ROM
outport(0xf438, 0x0102); // UCSADL, bs8, 2 wait states
outport(0xf43e, 0x0007); // UCSMSKH
outport(0xf43c, 0xfc01); // UCSMSKL, enable UCS
```

Initialize CS0 for use with the SRAM. It is configured so that:

Address space starts 0x00000, with a maximum of 512K RAM.
8 bit operation with 3 wait states. Once again, you can set the same register to a lower wait state if
    you desire faster operation.

```
outport(0xf402, 0x0000); // CS0ADH, base Mem address 0x0000
outport(0xf400, 0x0103); // CS0ADL, bs8, 3 wait states
outport(0xf406, 0x0007); // CS0MSKH
outport(0xf404, 0xfc01); // CS0MSKL, 512K, enable CS0 for RAM
```

Initialize the chip select used for RTC and SCC (UART).

The I/O Address for the RTC is at 0xa0a0.   (See samples\ie\rtc_init.c and rtc.c for RTC usage.
The I/O Address for the SCC is at 0xa090. (See samples\ie\ie_scc.c).
These are initialized to 16 wait states.

```
outport(0xf412, 0x0280); // CS2ADH, RTC/SCC I/O addr=0xa0a0/0xa090
outport(0xf410, 0x000f); // CS2ADL, 0x000f=16 wait
outport(0xf416, 0x0003); // CS2MSKH
outport(0xf414, 0xfc01); // CS2MSKL, 32 enable CS2=RTC/SCC
```

Initialize chip select U9, which is used for internal signals T0-T7.

I/O address is 0xb000.

```
outport(0xf42A, 0x02c0); // CS5ADH, 259 base I/O address 0xb000
outport(0xf428, 0x0001); // CS5ADL, 0x0001=1 wait
outport(0xf42E, 0x0003); // CS5MSKH
outport(0xf42C, 0xfc01); // CS5MSKL, 256 enable CS5=259
```

This chip select line, CS6, is provided for the user's use. Many users choose to attach peripheral
    boards to the headers provided on the controllers. It is possible to attach a 74HC259 decoder, for
    example, which could then be used to select a number of off-board user components. This line is
    at pin 19 of header J1. For details regarding this and the other chip select line, refer to the
    Hardware chapter of this manual.

I/O address for this is 0x8000. A wait-state of 32 has been set initially for easier interface with
    slower devices. This value can be decreased as well by changing the value of the register.

```
outport(0xf432, 0x0200); // CS6ADH, base I/O address 0x8000
outport(0xf430, 0x001f); // CS6ADL, 0x001f=32 wait
outport(0xf436, 0x0003); // CS6MSKH
outport(0xf434, 0xfc01); // CS6MSKL, 256 enable CS6
```

Configure the three PIO ports for default operation.

```
outportb(0xf820, 0x00); // P1CFG
outportb(0xf822, 0x65); // P2CFG,TXD0,RXD0,CS2=P22=RTC/SCC, 0=RAM
outportb(0xf824, 0x00); // P3CFG
```

Configure serial port 1, DMA, interrupts, timers.

```
outportb(0xf826, 0x1f); // PINCFG,CS5,CTS1,TXD1,DTR1,RTS1
outportb(0xf830, 0x00); // DMACFG
outportb(0xf832, 0x00); // INTCFG
outportb(0xf834, 0x00); // TMRCFG
outportb(0xf836, 0x01); // SIOCFG,SIO0 use SERCLK
```

Configure PIO ports as input

```
outportb(0xf862, 0xff); // P1LTC
outportb(0xf864, 0xff); // P1DIR
outportb(0xf86a, 0xff); // P2LTC
outportb(0xf86c, 0xff); // P2DIR
outportb(0xf872, 0xff); // P3LTC
outportb(0xf874, 0xff); // P3DIR
```

4.2.2 External Interrupt Initialization

The SerialDrive offers two cascaded interrupt controllers to handle internal and external interrupts. Each interrupt controller is functionally identical to a 82C59A. Combined, the cascaded interrupt controllers can handle up to 10 external interrupts, and eight internal interrupts. For a detailed discussion involving the ICUs, the user should refer to Chapter 9 of the Intel386EX Embedded Microprocessor User's Manual. **Figure 9-1**, in particular, shows interrupts that share the same IR and thus cannot be used at the same time.

You should note that if an IR on the slave 82C59 is activated, IR2 on the master must also be activated before the interrupt handler is called.

TERN provides functions to enable/disable all of the 10 external interrupts. The user can call any of the interrupt init functions listed below for this purpose. The first argument indicates whether the particular interrupt should be enabled, and the second is a function pointer to an appropriate interrupt service routine that should be used to handle the interrupt. The TERN libraries will set up the interrupt vectors correctly for the specified external interrupt line.

If you are dealing with external interrupts, you might need to disable the particular interrupt being handled while processing within the interrupt service routine. The interrupt control unit is sensitive to certain non-qualified external interrupts that come from sources such as mechanical switches. In such a situation, repeated interrupts (in the thousands) might be generated, crashing the system. Disabling such an interrupt for a length of time will make sure that you isolate such interrupts.

At the end of interrupt handlers, the appropriate in-service bit for the IR signal currently being handled must be cleared. This can be done using the **Nonspecific EOI command**. At initialization time, interrupt priority was placed in **Fully Nested** mode. This means the current highest priority interrupt will be handled first, and a higher priority interrupt will interrupt any current interrupt handlers. Thus, if the user chooses to clear the in-service bit for the interrupt currently being handled, the interrupt service routine just needs to issue the nonspecific EOI command to clear the current highest priority IR.

On the SerialDrive, the overhead of executing the interrupt service routine is approximately 30 μs using a 32 MHz controller.

To send the nonspecific EOI command, you need to write the **OCW2** word with 0x20 (see **Figure 9-14** in the Intel386EX manual for details regarding this command word).

To clear the master 82C59, you will need to do:

```
outportb(0xf020, 0x20);
```

If the IR that has just been handled is on the slave 82C59, you must clear its in-service bit first. After this, you must also send another Nonspecific EOI command to the master 82C59, since the slave interrupt was only transmitted to the core after IR2 on the master 82C59 was raised. So, you will need to have code similar to:

```
outportb(0xf0a0, 0x20) ;
outportb(0xf020, 0x20) ;
```

void int*x*_init
Arguments: unsigned char i, void interrupt far(* int*x*_isr) ())
Return value: none

These functions can be used to initialize any one of the external interrupt channels (for pin locations and other physical hardware details, see the Hardware chapter). The first argument **i** indicates whether this particular interrupt should be enabled or disabled. The second argument is a function pointer which will act as the interrupt service routine.
By default, the interrupts are all disabled after initialization. To disable them again, you can repeat the call but pass in 0 as the first argument.

The NMI (Non-Maskable Interrupt) is special in that it can not be masked (disabled). The default ISR will return on interrupt.

```
void int0_init( unsigned char i, void interrupt far(* int0_isr)() );
void int1_init( unsigned char i, void interrupt far(* int1_isr)() );
void int2_init( unsigned char i, void interrupt far(* int2_isr)() );
void int3_init( unsigned char i, void interrupt far(* int3_isr)() );
void int4_init( unsigned char i, void interrupt far(* int4_isr)() );
void int5_init( unsigned char i, void interrupt far(* int5_isr)() );
void int6_init( unsigned char i, void interrupt far(* int6_isr)() );
void int7_init( unsigned char i, void interrupt far(* int7_isr)() );
void int8_init( unsigned char i, void interrupt far(* int8_isr)() );
void int9_init( unsigned char i, void interrupt far(* int9_isr)() );
void nmi_init(void interrupt far (* nmi_isr)());
```

4.2.3 I/O Initialization

There are three ports of 8 I/O pins available on the SerialDrive. Hardware details regarding these PIO lines can be found in the Hardware chapter.

There are several functions provided for access to the PIO lines. At the beginning of any application where you choose to use the PIO pins as input/output, you will probably need to initialize these pins in one of the four available modes. Before selecting pins for this purpose, make sure that the peripheral mode operation of the pin is not needed for a different use within the same application.

You should also confirm the PIO usage that is described above within **ie_init()**. During initialization, several lines are reserved for TERN usage and you should understand that these are not available for your application. There are several PIO lines that are used for other on-board purposes. These are all described in some detail in the Hardware chapter of this technical manual. For a detailed discussion toward the I/O ports, please refer to Chapter 16 of the Intel386EX Embedded Processor User's Manual.

Please see the sample program **ie_pio.c** in **tern\386\samples\ie**. You will also find that these functions are used throughout TERN sample files, as most applications do find it necessary to re-configure the PIO lines.

The function **pio_wr** and **pio_rd** can be slower when accessing the PIO pins. The maximum efficiency you can get from the PIO pins occur if you instead modify the PIO registers directly with an **outport** instruction Performance in this case will be around 1-2 us to toggle any pin.

void pio_init
Arguments: char port, char bit, char mode
Return value: none

Port and bit refer to the specific PIO line you are dealing with. P10-P17 are in port 1, P20-P27 are in port 2, and P30-P37 are in port 3. Bit 0 refers to Pn0 in each port, while bit 7 is used for Pn7.
Mode refers to one of four modes of operation.

- 0, High-impedance Input operation
- 1, Open-drain output operation
- 2, output
- 3, peripheral mode

unsigned char pio_rd:
Arguments: char port
Return value: byte indicating PIO status

Each bit of the returned byte value indicates the current I/O value for the PIO pins in the selected port.

void pio_wr:
Arguments: char port, char bit, char dat
Return value: none

Writes the passed in dat value (either 1/0) to the selected PIO.

4.2.4 Analog-to-Digital Conversion

The ADC unit provides 11 channels of analog inputs based on the reference voltage supplied to **REF+**. For details regarding the hardware configuration, see the Hardware chapter.

For a sample file showing the use of the ADC, please see **386_ad12.c** in **tern\386\samples\sd**.

int ie_ad12
Arguments: char c
Return values: int ad_value

The argument **c** selects the channel from which to do the next Analog to Digital conversion. A value of 0 corresponds to channel **AD0**, 1 corresponds to channel **AD1**, and so on.

The return value **ad_value** is the latched-in conversion value from the previous call to this function. This means each call to this function actually returns the value latched-in from the previous analog-to-digital conversion.

For example, this means the first analog-to-digital conversion done in an application will be similar to the following:

```
ie_ad12(0); // Read from channel 0
chn_0_data = ie_ad12(0); // Start the next conversion, retrieve value.
```

4.2.5 Digital-to-Analog Conversion

One LTC 1446 chip is available on the SerialDrive in positions **U14**. Each chip offers two channels, A and B, for digital-to-analog conversion. Details regarding hardware, such as pin-outs and performance specifications, can be found in the Hardware chapter.

A sample program demonstrating the DAC can be found in **386_da.c** in the directory **tern\386\samples\sd**.

---

void ie_da
Arguments: int dat1, int dat2
Return value: none

Argument **dat1** is the current value to drive to channel A of either chip, while argument **dat2** is the value to drive channel B of each chip.

These argument values should range from 0-4095, with units of millivolts. This makes it possible to drive a maximum of 4.906 volts to each channel.

4.2.6 Other library functions

On-board supervisor MAX691 or LTC691

The watchdog timer offered by the MAX691 or LTC691 offers an excellent way to monitor improper program execution. If the watchdog timer (**J3**) is connected, the function **hitwd()** must be called every 1.6 seconds of program execution. If this is not executed because of a run-time error, such as an infinite loop or stalled interrupt service routine, a hardware reset will occur.

---

void hitwd
Arguments: none
Return value: none

Resets the supervisor timer for another 1.6 seconds.

void led
Arguments: int ledd
Return value: none

Turns the on-board LED on or off according to the value of **ledd**.

Real-Time Clock

The real-time clock can be used to keep track of real time. Backed up by a lithium-coin battery, the real time clock can be accessed and programmed using two interface functions.

There is a common data structure used to access and use both interfaces.
```
typedef struct{
   unsigned char sec1; One second digit.
   unsigned char sec10; Ten second digit.
   unsigned char min1; One minute digit.
   unsigned char min10; Ten minute digit.
   unsigned char hour1; One hour digit.
   unsigned char hour10; Ten hour digit.
   unsigned char day1; One day digit.
   unsigned char day10; Ten day digit.
   unsigned char mon1; One month digit.
```

```
    unsigned char mon10; Ten month digit.
    unsigned char year1; One year digit.
    unsigned char year10; Ten year digit.
    unsigned char wk; Day of the week.
} TIM;
```

int rtc_rd
Arguments: TIM *r
Return value: int error_code

This function places the current value of the real time clock within the argument **r** structure. The structure should be allocated by the user. This function returns 0 on success and returns 1 in case of error, such as the clock failing to respond.

Void rtc_init
Arguments: char* t
Return value: none

This function is used to initialize and set a value into the real-time clock. The argument **t** should be a null-terminated byte array that contains the new time value to be used.

The byte array should correspond to { *weekday, year10, year1, month10, month1, day10, day1, hour10, hour1, minute10, minute1, second10, second1*, 0 }.
If, for example, the time to be initialized into the real time clock is June 5, 1998, Friday, 13:55:30, the byte array would be initialized to:
unsigned char t[14] = { 5, 9, 8, 0, 6, 0, 5, 1, 3, 5, 5, 3, 0 };

Delay
In many applications it becomes useful to pause before executing any further code. There are functions provided to make this process easy. For applications that require precision timing, you should use hardware timers provided on-board for this purpose.

void delay0
Arguments: unsigned int t
Return value: none

This function is just a simple software loop. The actual time that it waits depends on processor speed as well as interrupt latency. The code is functionally identical to:

```
While(t) { t--; }
```

Passing in a **t** value of 600 causes a delay of approximately 1 ms.

void delay_ms
Arguments: unsigned int
Return value: none

This function is similar to delay0, but the passed in argument is in units of milliseconds instead of loop iterations. Again, this function is highly dependent upon the processor speed.

---

unsigned int crc16
Arguments: unsigned char *wptr, unsigned int count
Return value: unsigned int value

This function returns a simple 16-bit CRC on a byte-array of **count** size pointed to by **wptr**.

---

void ie_reset
Arguments: none
Return value: none

This function is similar to a hardware reset, and can be used if your program needs to re-start the board for any reason. Depending on the current hardware configuration, this might either start executing code from the DEBUG ROM or from some other address.

4.3 Functions in SER0.OBJ/SER1.OBJ

The functions described in this section are prototyped in the header file **ser0.h** and **ser1.h** in the directory **tern\include**.

The internal asynchronous serial ports are functionally identical. SER0 is used by the DEBUG ROM provided as part of the TERN EV-P/DV-P software kits for communication with the PC. As a result, you will not be able to debug code directly written for serial port 0.

Two asynchronous serial ports are integrated in the i386EX CPU: SER0 and SER1. Both ports by default use the signal **SERCLK** to drive communication, which is based on the 32 MHz system clock signal **CLK2**. By default, SER0 is used by the DEBUG ROM kernel for application download/debugging in STEP 1 and STEP 2. We will use SER1 as the example in the following discussion; any of the interface functions which are specific to SER1 can be easily changed into function calls for SER0. While selecting a serial port for use, please realize that some pins might be shared with other peripheral functions. This means that in certain limited cases, it might not be possible to use a certain serial port with other on-board controller functions. For details, you should see both chapter 11 of the Intel 386EX Embedded Microprocessor User's Manual and the schematic of the SerialDrive provided at the end of this manual.

TERN interface functions make it possible to use one of a number of predetermined baud rates. These baud rates are achieved by specifying a divisor for **SERCLK** (*1,031,250 hz*).

The following table shows the function arguments that express each baud rate, to be used in TERN functions. These are based on a 32 MHz system clock.

Function Argument	Divisor Value	Baud Rate
1	6875	150
2	3438	300
3	1719	600
4	859	1200
5	430	2400
6	215	4800
7	107	9600
8	72	14,400
9	54	19,200 (default)

Function Argument	Divisor Value	Baud Rate
10	27	38,400
11	18	57,600
12	9	115,200
13	4	275,812
14	2	515,625
15	1	1,031,250

Table 4.1 Baud rate values

After initialization by calling **s1_init()**, SER1 is configured as a full-duplex serial port and is ready to transmit/receive serial data at one of the specified 15 baud rates.

An input buffer, **ser1_in_buf** (whose size is specified by the user), will automatically store the receiving serial data stream into the memory by DMA1 operation. In terms of receiving, there is no software overhead or interrupt latency for user application programs even at the highest baud rate. DMA transfer allows efficient handling of incoming data. The user only has to check the buffer status with **serhit1()** and take out the data from the buffer with **getser1()**, if any. The input buffer is used as a circular ring buffer, as shown in Figure 4.1. However, the transmit operation is interrupt-driven.


Figure 4.1 Circular ring input buffer

The input buffer (**ibuf**), buffer size (**isiz**), and baud rate (**baud**) are specified by the user with **s1_init()** with a default mode of 8-bit, 1 stop bit, no parity. After **s1_init()** you can set up a new mode with different numbers for data-bit, stop bit, or parity by directly accessing the Serial Line Control Register (LCR1) if necessary, as described in the Intel386EX manual for asynchronous serial ports.

Due to the nature of high-speed baud rates and possible effects from the external environment, serial input data will automatically fill in the buffer circularly without stopping, regardless of overwrite. If the user does not take out the data from the ring buffer with **getser1()** before the ring buffer is full, new data will overwrite the old data without warning or control. Thus it is important to provide a sufficiently large buffer if large amounts of data are transferred. For example, if you are receiving data at 9600 baud, a 4 KB buffer will be able to store data for approximately four seconds.

However, it is always important to take out data early from the input buffer, before the ring buffer rolls over. You may designate a higher baud rate for transmitting data out and a slower baud rate for receiving data. This will give you more time to do other things, without overrunning the input buffer. You can use **serhit1()** to check the status of the input buffer and return the offset of the in_head pointer from the in_tail pointer. A return value of 0 indicates no data is available in the buffer.

You can use **getser1()** to get the serial input data byte by byte using FIFO from the buffer. The in_tail pointer will automatically increment after every **getser1()** call. It is not necessary to suspend external devices from sending in serial data with /RTS. Only a hardware reset or **s1_close()** can stop this receiving operation.

For transmission, you can use **putser1()** to send out a byte, or use **putsers1()** to transmit a character string. You can put data into the transmit ring buffer, **s1_out_buf**, at any time using this method. The transmit ring buffer address (**obuf**) and buffer length (**osiz**) are also specified at the time of initialization. The transmit interrupt service will check the availability of data in the transmit buffer. If there is no more data (the head and tail pointers are equal), it will disable the transmit interrupt. Otherwise, it will continue to take out the data from the out buffer, and transmit. After you call **putser1()** and transmit functions, you are free to do other tasks with no additional software overhead on the transmitting operation. It will automatically send out all the data you specify. After all data has been sent, it will clear the busy flag and be ready for the next transmission.

The sample program **ser1_0.c** demonstrates how a protocol translator works. It would receive an input HEX file from SER1 and translate every ':' character to '?.' The translated HEX file is then transmitted out of SER0. This sample program can be found in **tern\386\samples\ie**.

Software Interface

Before using the serial ports, they must be initialized.

There is a data structure containing important serial port state information that is passed as argument to the TERN library interface functions. The **COM** structure should normally be manipulated only by TERN libraries. It is provided to make debugging of the serial communication ports more practical. Since it allows you to monitor the current value of the buffer and associated pointer values, you can watch the transmission process.

The two serial ports have similar software interfaces. Any interface that makes reference to either **s0** or **ser0** can be replaced with **s1** or **ser1**, for example. Each serial port should use its own **COM** structure, as defined in **ie.h**.

```
typedef struct  {
  unsigned char ready;             /* TRUE when ready */
  unsigned char baud;
  unsigned char mode;
  unsigned char iflag;      /* interrupt status     */
  unsigned char        *in_buf;         /* Input buffer */
  int  in_tail;         /* Input buffer TAIL ptr */
  int  in_head;         /* Input buffer HEAD ptr */
  int  in_size;         /* Input buffer size */
  int  in_crcnt;        /* Input <CR> count */
  unsigned char   in_mt;           /* Input buffer FLAG */
  unsigned char   in_full;         /* input buffer full */
  unsigned char   *out_buf;        /* Output buffer */
  int  out_tail;        /* Output buffer TAIL ptr */
  int  out_head;        /* Output buffer HEAD ptr */
  int  out_size;        /* Output buffer size */
  unsigned char  out_full;       /* Output buffer FLAG */
  unsigned char  out_mt;         /* Output buffer MT */
  unsigned char tmso;  // transmit macro service operation
  unsigned char rts;
  unsigned char dtr;
  unsigned char en485;
  unsigned char err;
  unsigned char node;
  unsigned char cr; /* scc CR register     */
  unsigned char slave;
  unsigned int in_segm;        /* input buffer segment */
  unsigned int in_offs;        /* input buffer offset */
  unsigned int out_segm;        /* output buffer segment */
  unsigned int out_offs;        /* output buffer offset */
  unsigned char byte_delay;  /* V25 macro service byte delay */
} COM;
```

---

s*n*_init
Arguments: unsigned char b, unsigned char* ibuf, int isiz, unsigned char* obuf, int osiz, COM* c
Return value: none

This function initializes either SER0 or SER1 with the specified parameters. **b** is the baud rate value shown in Table 4.1. Arguments **ibuf** and **isiz** specify the input-data buffer, and **obuf** and **osiz** specify the location and size of the transmit ring buffer.

The serial ports are initialized for 8-bit, 1 stop bit, no parity communication.

There are a couple different functions used for transmission of data. You can actually place data within the output buffer manually, incrementing the head and tail buffer pointers appropriately. If you do not call one of the following functions, however, the driver interrupt for the appropriate serial-port will be disabled, which means that no values will be transmitted. This allows you to control when you wish the transmission of data within the outbound buffer to begin. Once the interrupts are enabled, it is dangerous to manipulate the values of the outbound buffer, as well as the values of the buffer pointer.

---

putser*n*
Arguments: unsigned char outch, COM *c
Return value: int return_value

This function places one byte **outch** into the transmit buffer for the appropriate serial port. The return value returns one in case of success, and zero in any other case.

putsers*n*
Arguments: char* str, COM *c
Return value: int return_value

This function places a null-terminated character string into the transmit buffer. The return value returns one in case of success, and zero in any other case.

DMA transfer automatically places incoming data into the inbound buffer. **serhit*n*()** should be called before trying to retrieve data.

serhit*n*
Arguments: COM *c
Return value: int value

This function returns 1 as **value** if there is anything present in the in-bound buffer for this serial port.

getser*n*
Arguments: COM *c
Return value: unsigned char value

This function returns the current byte from **s*n*_in_buf**, and increments the **in_tail** pointer. Once again, this function assumes that **serhit*n*** has been called, and that there is a character present in the buffer.

---

getsers*n*
Arguments: COM c, int len, char* str
Return value: int value

This function fills the character buffer **str** with at most **len** bytes from the input buffer. It also stops retrieving data from the buffer if a carriage return (ASCII: **0x0d**) is retrieved.

This function makes repeated calls to **getser**, and will block until **len** bytes are retrieved. The return **value** indicates the number of bytes that were placed into the buffer.

Be careful when you are using this function. The returned character string is actually a byte array terminated by a null character. This means that there might actually be multiple null characters in the byte array, and the returned **value** is the only definite indicator of the number of bytes read. Normally, we suggest that the **getsers** and **putsers** functions only be used with ASCII character strings. If you are working with byte arrays, the single-byte versions of these functions are probably more appropriate.

Miscellaneous Serial Communication Functions

One thing to be aware of in both transmission and receiving of data through the serial port is that TERN drivers only use the basic serial-port communication lines for transmitting and receiving data. Hardware flow control in the form of **CTS** (Clear-To-Send) and **RTS** (Ready-To-Send) is not implemented. There are, however, functions available that allow you to check and set the value of these I/O pins appropriate for whatever form of flow control you wish to implement. Before using these functions, you should once again be aware that the peripheral pin function you are using might not be selected as needed. For details, please refer to chapter 11 of the Intel386EX Embedded Microprocessor User's Manual.

For an example on implementing your own flow control, please see **s0_rts.c** in **tern\samples\ie**.

---

char s*n***_cts(void)**
Retrieves value of **CTS** pin.

void s*n***_rts(char b)**
Sets the value of **RTS** to **b**.

void s*n***_dtr(char b)**
Sets the value of **DTR** to **b**.

Completing Serial Communications

After completing your serial communications, there are a few functions that can be used to reset default system resources.

---

s*n***_close**
Arguments: COM *c
Return value: none

This closes down the serial port, by shutting down the hardware as well as disabling the interrupt.

clean_ser*n*
Arguments: COM *c
Return value: none

This flushes the input buffer by resetting the tail and header buffer pointers.

The asynchronous serial I/O ports available on the Intel386EX Embedded Processor have many other features that might be useful for your application. If you are truly interested in having more control, please read Chapter 11 of the manual for a detailed discussion of other features available to you.

4.4 Functions in SCC.OBJ

The functions found in this object file are prototyped in **scc.h** in the `tern/include` directory.

The SCC is a component that is used to provide a third asynchronous port. It uses a 8 MHz crystal, different from the system clock speed, for driving serial communications. This means the divisors and function arguments for setting up the baud rate for this third port are different than for SER0 and SER1.

Table 4.2 Function Arguments for Baud Rate

Function Argument	Baud Rate
1	110
2	150
3	300
4	600
5	1200
6	2400
7	4800
8	9600 (default)
9	19,200
10	31,250
11	62,500
12	125,000
13	250,000

Unlike the other serial ports, DMA transfer is not used to fill the input buffer for SCC. Instead, an interrupt-service-routine is used to place characters into the input buffer. If the processor does not respond to the interrupt—because it is masked, for example—the interrupt service routine might never be able to complete this process. Over time, this means data might be lost in the SCC as bytes overflow.

Special control registers are used to define how the SCC operates. For a detailed description of registers **MR1** and **MR2**, please see Appendix C of this manual. In most TERN applications, MR1 is set to *0x57*, and MR2 is set to *0x07*. This configures the SCC for no flow control (RTS, CTS not used/checked), no parity, 8-bit, normal operation. Other configurations are also possible, providing self-echo, even-odd parity, up to 2 stop bits, 5 bit operation, as well as automatic hardware flow control.

Initialization occurs in a manner otherwise similar to SER0 and SER1. A **COM** structure is once again used to hold state information for the serial port. The in-bound and out-bound buffers operate as before, and must be provided upon initialization.

---

scc_init
Arguments: unsigned char m1, unsigned char m2, unsigned char b, unsigned char* ibuf, int isiz, unsigned char* obuf, int osiz, COM *c
Return value: none

This initializes the SCC2691 serial port to baud rate **b**, as defined in the table above. The values in **m1** and **m2** specify the values to be stored in to **MR1** and **MR2**. As discussed above, these values are normally *0x57* and *0x07*, as shown in TERN sample programs.

ibuf and **isiz** define the input buffer characteristics, and **obuf** and **osiz** define the output buffer.

After initializing the serial port, you must also set up the interrupt service routine. The SCC2691 UART takes up external interrupt **/INT5** on the CPU, and you must set up the appropriate interrupt vector to handle this. An interrupt service routine, **scc_isr()**, has been written to handle the interrupt, and it enables/disables the interrupt as needed to transmit and receive data with the data buffers. So, after initialization, you will need to make a call to do this:

```
int5_init(1, scc_isr);
```

By default, the SCC is disabled for both *transmit* and *receive*. Before using the port, you will need to enable these functionalities.

When using RS232 in full-duplex mode, *transmit* and *receive* functions should both be enabled. Once this is done, you can transmit and receive data as needed. If you do need to do limited flow control, the MPO pin on the J1 header can be used for RTS. For a sample file showing RS232 full duplex communications, please see **ie_scc.c** in the directory **tern\samples\ie**.

RS485 is slightly more complex to use than RS232. RS485 operation is half-duplex only, which means transmission does not occur concurrently with reception. The RS485 driver will echo back bytes sent to the SCC. As a result, assuming you are using the RS485 driver installed on another TERN peripheral board, you will need to disable *receive* while transmitting. While transmitting, you will also need to place the RS485 driver in transmission mode as well. This is done by using **en485(1)**. This uses pin MPO (multi-purpose output) found on the J1 header. While you are receiving data, the RS485 driver will need to be placed in receive mode using **en485(0)**. For a sample file showing RS485 communication, please see **ie_rs485.c** in the directory **tern\samples\ie**.

en485
Arguments: int i
Return value: none

This function sets the pin MPO either high (i = 1) or low (i = 0). The function scc_rts() actually has a similar function, by pulling the same pin high or low, but is intended for use in flow control.

scc_send_e/scc_recv_e
Arguments: none
Return value: none

This function enables transmission or reception on the SCC2691 UART. After initialization, both of these functions are disabled by default. If you are using RS485, only one of these two functions should be enabled at any one time.

scc_send_reset/scc_recv_reset
Arguments: none
Return value: none

This function resets the state of the send and receive function of the SCC2691. One major use of these functions is to disable send and receive. If you are using RS485, you will need to use this feature when transitioning from transmission to reception, or from reception to transmission.

Transmission and reception of data using the SCC is in most ways identical to SER0 and SER1. The functions used to transmit and receive data are similar. For details regarding these functions, please refer to the previous section.

putser_scc
>   See: **putser*n***

putsers_scc
>   See: **putsers*n***

getser_scc
>   See: **getser*n***

getsers_scc
>   See: **getsers*n***

Flow control is also handled in a mostly similar fashion. The CTS pin corresponds to the MPI pin, which is not connected to either one of the headers. The RTS pin corresponds to the MPO pin found on the J1 header.

scc_cts
>   See: ***sn*_cts**

scc_rts
>   See: ***sn*_rts**

Other SCC functions are similar to those for SER0 and SER1.

ser_close
>   See: ***sn*_close**

ser_hit
>   See: ***sn*_hit**

clean_ser_scc
>   See: **clean_*sn***

Occasionally, it might also be necessary to check the state of the SCC for information regarding errors that might have occurred. By calling **scc_err**, you can check for framing errors, parity errors (if parity is enabled), and overrun errors.

---

scc_err
Arguments: none
Return value: unsigned char val
The returned value **val** will be in the form of 0ABC0000 in binary. Bit A is 1 to indicate a framing error. Bit B is 1 to indicate a parity error, and bit C indicates an over-run error.

4.5 Functions in IEEE.OBJ

The 512-byte serial EEPROM (*24C04*) provided on-board provides easy storage of non-volatile program parameters. This is usually an ideal location to store important configuration values that do not need to be changed often. Access to the EEPROM is quite slow, compared to memory access on the rest of the controller.

Part of the EEPROM is reserved for TERN use specifically for this purpose.

Addresses **0x00** to **0x1f** on the EEPROM is reserved for system use, including configuration information about the controller itself, jump address for Step 2, and other data that is of a more permanent nature.

The rest of the EEPROM memory space, **0x20** to **0x1ff**, is available for your application use.

---

ee_wr
Arguments: int addr, unsigned char dat
Return value: int status

This function is used to write the passed in **dat** to the specified **addr**. The return value is 0 in success.

ee_rd
Arguments: int addr
Return value: int data

This function returns one byte of data from the specified address.

4.6 Functions in QUART.OBJ

Two Quad UARTS are installed on board providing the user an additional 8 RS-232 serial ports. These serial ports provide full software driven handshaking, 5,6,7 or 8-bit communication, and 1,1.5, or 2 stop bits. TERN provides full software support for initialization, character send and receive as well as driver for handshaking. The baud rate is based on a user programmable divisor and the input clock to the UARTs. By default the UARTs receive a 16MHz clock (system clock / 2 = 32 / 2 MHz), or an optional 32MHz clock (system clock / 2 = 64 / 2 MHz). The following table shows the resulting baud rate for a corresponding divisor. The function defined in "quart.h" , **void qur_init(char channel, unsigned char baud)**, will initialize the serial ports from the Quad UARTs. Function argument **baud** can be an integer from 1 to 15 where each corresponds to a baud rate below. (Refer to sample code c:\tern\386\samples\sd\qur_echo.c for more details).

Table 4.3 Function Arguments for Baud Rate

Function Argument	Baud rate with 16MHz input to UART (default)	Baud rate with 32MHz input to UART
1	150	300
2	300	600
3	600	1200
4	1200	2400
5	2400	4800
6	4800	9600
7	9600	19,200
8	14,400	28,800
9	19,200 (default)	38,400
10	38,400	76,800
11	57,600	115,200
12	115,200	230,400

| 13 | 250,000 | 500,000 |
| 14 | 500,000 | 1,000,000 |
| 15 | 1,000,000 | 2,000,000 |

The following function allows the user to initialize the 8 serial ports. In addition, TERN provides many other drivers to interface the Quad UARTs. Refer to the pre-built project **c:\tern\386\quart.ide** for full implementation examples and definitions of other software drivers.

---

qur_init
Arguments: char channel, unsigned char baud
Return value: none

This function initializes serial port **channel (valid values are 2-9)** to N,8,1 at the baud rate that corresponds to **baud (valid values are 1–15)**. Please refer to **c:\tern\386\samples\sd\quart.c** for details on how to initialize to other than N,8,1.

Appendix A: SerialDrive

The **SerialDrive** measures 4.57 by 4.11 inches. All dimensions are in inches.

Appendix B: RTC72421

Function Table

| | Address | | | | | Data | | | | |
A$_3$	A$_2$	A$_1$	A$_0$	Register	D$_3$	D$_2$	D$_1$	D$_0$	Count Value	Remarks
0	0	0	0	S$_1$	s$_8$	s$_4$	s$_2$	s$_1$	0~9	1-second digit register
0	0	0	1	S$_{10}$		s$_{40}$	s$_{20}$	s$_{10}$	0~5	10-second digit register
0	0	1	0	MI$_1$	mi$_8$	mi$_4$	mi$_2$	mi$_1$	0~9	1-minite digit register
0	0	1	1	MI$_{10}$		mi$_{40}$	mi$_{20}$	mi$_{10}$	0~5	10-minute digit register
0	1	0	0	H$_1$	h$_8$	h$_4$	h$_2$	h$_1$	0~9	1-hour digit register
0	1	0	1	H$_{10}$		PM/AM	h$_{20}$	h$_{10}$	0~2 or 0~1	PM/AM, 10-hour digit register
0	1	1	0	D$_1$	d$_8$	d$_4$	d$_2$	d$_1$	0~9	1-day digit register
0	1	1	1	D$_{10}$			d$_{20}$	d$_{10}$	0~3	10-day digit register
1	0	0	0	MO$_1$	mo$_8$	mo$_4$	mo$_2$	mo$_1$	0~9	1-month digit register
1	0	0	1	MO$_{10}$				mo$_{10}$	0~1	10-month digit register
1	0	1	0	Y$_1$	y$_8$	y$_4$	y$_2$	y$_1$	0~9	1-year digit register
1	0	1	1	Y$_{10}$	y$_{80}$	y$_{40}$	y$_{20}$	y$_{10}$	0~9	10-year digit register
1	1	0	0	W		w$_4$	w$_2$	w$_1$	0~6	Week register
1	1	0	1	Reg D	30s Adj	IRQ Flag	Busy	Hold		Control register D
1	1	1	0	Reg E	t$_1$	t$_0$	INT/ STD	Mask		Control register E
1	1	1	1	Reg F	Test	24/ 12	Stop	Rest		Control register F

Note: 1) INT/STD = Interrupt/Standard, Rest = Reset;

2) Mask AM/PM bit with 10's of hours operations;

3) Busy is read only, IRQ can only be set low ("0");

4)

Data bit	PM/AM	INT/STD	24/12
1	PM	INT	24
0	AM	STD	12

5) Test bit should be "0".

Appendix C: UART SCC2691

1. Pin Description

D0-D7	Data bus, active high, bi-directional, and having 3-State
/CEN	Chip enable, active-low input
/WRN	Write strobe, active-low input
/RDN	Read strobe, active-low input
A0-A2	Address input, active-high address input to select the UART registers
RESET	Reset, active-high input
INTRN	Interrupt request, active-low output
X1/CLK	Crystal 1, crystal or external clock input
X2	Crystal 2, the other side of crystal
RxD	Receive serial data input
TxD	Transmit serial data output
MPO	Multi-purpose output
MPI	Multi-purpose input
Vcc	Power supply, +5 V input
GND	Ground

2. Register Addressing

A2	A1	A0	READ (RDN=0)	WRITE (WRN=0)
0	0	0	MR1,MR2	MR1, MR2
0	0	1	SR	CSR
0	1	0	BRG Test	CR
0	1	1	RHR	THR
1	0	0	1x/16x Test	ACR
1	0	1	ISR	IMR
1	1	0	CTU	CTUR
1	1	1	CTL	CTLR

Note:

ACR = Auxiliary control register
BRG = Baud rate generator
CR = Command register
CSR = Clock select register
CTL = Counter/timer lower
CTLR = Counter/timer lower register
CTU = Counter/timer upper
CTUR = Counter/timer upper register
MR = Mode register
SR = Status register
RHR = Rx holding register
THR = Tx holding register

3. Register Bit Formats

MR1 (Mode Register 1):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RxRTS	RxINT	Error	___Parity Mode___		Parity Type	Bits per Character	
0 = no	0=RxRDY	0 = char	00 = with parity		0 = Even	00 = 5	
1 = yes	1=FFULL	1 = block	01 = Force parity		1 = Odd	01 = 6	
			10 = No parity			10 = 7	
			11 = Special mode		In Special mode:	11 = 8	
					0 = Data		
					1 = Addr		

MR2 (Mode Register 2):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Channel Mode		TxRTS	CTS Enable Tx	Stop Bit Length (add 0.5 to cases 0-7 if channel is 5 bits/character)			
00 = Normal		0 = no	0 = no	0 = 0.563 4 = 0.813 8 = 1.563 C = 1.813			
01 = Auto echo		1 = yes	1 = yes	1 = 0.625 5 = 0.875 9 = 1.625 D = 1.875			
10 = Local loop				2 = 0.688 6 = 0.938 A = 1.688 E = 1.938			
11 = Remote loop				3 = 0.750 7 = 1.000 B = 1.750 F = 2.000			

CSR (Clock Select Register):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Receiver Clock Select	Transmitter Clock Select
when ACR[7] = 0: 0 = 50 1 = 110 2 = 134.5 3 = 200 4 = 300 5 = 600 6 = 1200 7 = 1050 8 = 2400 9 = 4800 A = 7200 B = 9600 C = 38.4k D = Timer E = MPI-16x F = MPI-1x	when ACR[7] = 0: 0 = 50 1 = 110 2 = 134.5 3 = 200 4 = 300 5 = 600 6 = 1200 7 = 1050 8 = 2400 9 = 4800 A = 7200 B = 9600 C = 38.4k D = Timer E = MPI-16x F = MPI-1x
when ACR[7] = 1: 0 = 75 1 = 110 2 = 134.5 3 = 150 4 = 300 5 = 600 6 = 1200 7 = 2000 8 = 2400 9 = 4800 A = 7200 B = 1800 C = 19.2k D = Timer E = MPI-16x F = MPI-1x	when ACR[7] = 1: 0 = 75 1 = 110 2 = 134.5 3 = 150 4 = 300 5 = 600 6 = 1200 7 = 2000 8 = 2400 9 = 4800 A = 7200 B = 1800 C = 19.2k D = Timer E = MPI-16x F = MPI-1x

CR (Command Register):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Miscellaneous Commands				Disable Tx	Enable Tx	Disable Rx	Enable Rx
0 = no command	8 = start C/T			0 = no	0 = no	0 = no	0 = no
1 = reset MR pointer	9 = stop counter			1 = yes	1 = yes	1 = yes	1 = yes
2 = reset receiver	A = assert RTSN						
3 = reset transmitter	B = negate RTSN						
4 = reset error status	C = reset MPI						
5 = reset break change INT	change INT						
	D = reserved						
6 = start break	E = reserved						
7 = stop break	F = reserved						

SR (Channel Status Register):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Received Break	Framing Error	Parity Error	Overrun Error	TxEMT	TxRDY	FFULL	RxRDY
0 = no	0 = no	0 = no	0 = no	0 = no	0 = no	0 = no	0 = no
1 = yes	1 = yes	1 = yes	1 = yes	1 = yes	1 = yes	1 = yes	1 = yes
*	*	*					

Note:
* These status bits are appended to the corresponding data character in the receive FIFO. A read of the status register provides these bits [7:5] from the top of the FIFO together with bits [4:0]. These bits are cleared by a reset error status command. In character mode they are reset when the corresponding data character is read from the FIFO.

ACR (Auxiliary Control Register):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

BRG Set Select	Counter/Timer Mode and Source			Power-Down Mode	MPO Pin Function Select		
0 = Baud rate set 1, see CSR bit format 1 = Baud rate set 2, see CSR bit format	0 = counter, MPI pin 1 = counter, MPI pin divided by 16 2 = counter, TxC-1x clock of the transmitter 3 = counter, crystal or external clock (x1/CLK) 4 = timer, MPI pin 5 = timer, MPI pin divided by 16 6 = timer, crystal or external clock (x1/CLK) 7 = timer, crystal or external clock (x1/CLK) divided by 16			0 = on, power down active 1 = off normal	0 = RTSN 1 = C/TO 2 = TxC (1x) 3 = TxC (16x) 4 = RxC (1x) 5 = RxC (16x) 6 = TxRDY 7 = RxRDY/FFULL		

ISR (Interrupt Status Register):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MPI Pin Change	MPI Pin Current State	Not Used	Counter Ready	Delta Break	RxRDY/ FFULL	TxEMT	TxRDY
0 = no 1 = yes	0 = low 1 = high		0 = no 1 = yes	0 = no 1 = yes	0 = no 1 = yes	0 = no 1 = yes	0 = no 1 = yes

IMR (Interrupt Mask Register):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MPI Change Interrupt	MPI Level Interrupt	Not Used	Counter Ready Interrupt	Delta Break Interrupt	RxRDY/ FFULL Interrupt	TxEMT Interrupt	TxRDY Interrupt
0 = off 1 = 0n	0 = off 1 = 0n		0 = off 1 = 0n	0 = off 1 = 0n	0 = off 1 = 0n	0 = off 1 = 0n	0 = off 1 = 0n

CTUR (Counter/Timer Upper Register):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
C/T [15]	C/T [14]	C/T [13]	C/T [12]	C/T [11]	C/T [10]	C/T [9]	C/T [8]

CTLR (Counter/Timer Lower Register):

| Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
C/T [7]	C/T [6]	C/T [5]	C/T [4]	C/T [3]	C/T [2]	C/T [1]	C/T[0]

Appendix D: Serial EEPROM Map

Part of the on-board serial EEPROM locations are used by system software. Application programs must not use these locations.

0x00	Node Address, for networking
0x01	Board Type
0x02	
0x03	
0x04	SER0_receive, used by ser0.c
0x05	SER0_transmit, used by ser0.c
0x06	SER1_receive, used by ser1.c
0x07	SER1_transmit, used by ser1.c
0x10	CS high byte, used by STEP 2
0x11	CS low byte, used by STEP 2
0x12	IP high byte, used by STEP 2
0x13	IP low byte, used by STEP 2
0x18	MM page register 0
0x19	MM page register 1
0x1a	MM page register 2
0x1b	MM page register 3
0x1c – 0x1f	Reserved
0x20 – 0x1ff	User

STE/TERN

Title
SERIAL DRIVE

Size: B
Document Number: SD-MAN.SCH
REV

Date: June 10, 2002   Sheet 1 of 2

U22 — CS8900

U20 — 16C754

U21 — 16C754

U23 — ST7011 10BT

U35 — LTC485

U32 — IIC50 16V8P 16V8P

U05 — PPI8255 PPIS

U24 — MAX232A
U25 — MAX232A
U26 — MAX232A
U27 — MAX232A
U28 — MAX232A
U29 — MAX232A
U30 — MAX232A
U31 — MAX232A

XTAL2 20MHZ

R12 4.99K
R7 24.9
R8 24.9
R9 24.9
R10 680
R11 680

C31 0.1UF
C25 0.1UF
C23 0.1UF
C24 0.1UF
C26 68PF

J7 J8 RJ45 HDRS4 HDRS3 H7 H6 H05 HDRD40